| Electronic Components Datasheet Search |
|
MMA8450QT Datasheet(PDF) 44 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MMA8450QT Datasheet(HTML) 44 Page - Freescale Semiconductor, Inc |
|
44 / 57 page ![]() Sensors Freescale Semiconductor 44 MMA8450Q 29 FF_MT_THS_2 FF/Motion Threshold 2 R/W DBCNTM THS6 THS5 THS4 THS3 THS2 THS1 THS0 2A FF_MT_COUNT_2 FF/Motion Debounce 2 R/W D7 D6 D5 D4 D3 D2 D1 D0 2B TRANSIENT_CFG Transient Config. R/W — — — — ELE ZTEFE YTEFE XTEFE 2C TRANSIENT_SRC Transient Source R — — — — EA ZTRANSE YTRANSE XTRANSE 2D TRANSIENT_THS Transient Threshold R/W DBCNTM THS6 THS5 THS4 THS3 THS2 THS1 THS0 2E TRANSIENT_COUNT Transient Debounce R/W D7 D6 D5 D4 D3 D2 D1 D0 2F PULSE_CFG Pulse Config. R/W DPA ELE ZDPEFE ZSPEFE YDPEFE YSPEFE XDPEFE XSPEFE 30 PULSE_SRC Pulse Source R — EA ZDPE ZSPE YDPE YSPE XDPE XSPE 31 PULSE_THSX Pulse X Threshold R/W 0 0 0 THSX4 THSX3 THSX2 THSX1 THSX0 32 PULSE_THSY Pulse Y Threshold R/W 0 0 0 THSY4 THSY3 THSY2 THSY1 THSY0 33 PULSE_THSZ Pulse Z Threshold R/W 0 0 0 THSZ4 THSZ3 THSZ2 THSZ1 THSZ0 34 PULSE_TMLT Pulse First Timer R/W Tmlt7 Tmlt6 Tmlt5 Tmlt4 Tmlt3 Tmlt2 Tmlt1 Tmlt0 35 PULSE_LTCY Pulse Latency R/W Ltcy7 Ltcy6 Ltcy5 Ltcy4 Ltcy3 Ltcy2 Ltcy1 Ltcy0 36 PULSE_WIND Pulse 2nd Window R/W Wind7 Wind6 Wind5 Wind4 Wind3 Wind2 Wind1 Wind0 37 ASLP_COUNT Auto-Sleep Counter R/W D7 D6 D5 D4 D3 D2 D1 D0 38 CTRL_REG1 Control Reg 1 R/W ASLP_RATE1 ASLP_RATE0 0 DR2 DR1 DR0 FS1 FS0 39 CTRL_REG2 Control Reg 2 R/W ST RST 0 0 0 0 SLPE MODS 3A CTRL_REG3 Control Reg3 R/W (Wake Interrupts from Sleep) FIFO_GATE WAKE_TRANS WAKE_LNDPRT WAKE_PULSE WAKE_FF_MT_1 WAKE_FF_MT_2 IPOL PP_OD 3B CTRL_REG4 Control Reg4 R/W (Interrupt Enable Map) INT_EN_ASLP INT_EN_FIFO INT_EN_TRANS INT_EN_LNDPRT INT_EN_PULSE INT_EN_FF_MT_1 INT_EN_FF_MT_2 INT_EN_DRDY 3C CTRL_REG5 Control reg5 R/W (Interrupt Configuration) INT_CFG_ASLP INT_CFG_FIFO INT_CFG_TRANS INT_CFG_LNDPRT INT_CFG_PULSE INT_CFG_FF_MT_1 INT_CFG_FF_MT_2 INT_CFG_DRDY 3D OFF_X X 8-bit offset D7 D6 D5 D4 D3 D2 D1 D0 3E OFF_Y Y 8-bit offset D7 D6 D5 D4 D3 D2 D1 D0 3F OFF_Z Z 8-bit offset D7 D6 D5 D4 D3 D2 D1 D0 Table 64. MMA8450Q Register Map |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |