SPMCK16Z4MPV16 datasheet(189/500 Pages) FREESCALE

189 / 500 page

M68HC16 Z SERIES

ANALOG-TO-DIGITAL CONVERTER

USER’S MANUAL

8-3

8.2.2 Analog Reference Pins

Separate high (VRH) and low (VRL) analog reference voltages are connected to the an-

alog reference pins. The pins permit connection of regulated and filtered supplies that

allow the ADC to achieve its highest degree of accuracy.

8.2.3 Analog Supply Pins

Pins VDDA and VSSA supply power to analog circuitry associated with the RC DAC.

Other circuitry in the ADC is powered from the digital power bus (pins VDDI and VSSI).

Dedicated analog power supplies are necessary to isolate sensitive ADC circuitry from

noise on the digital power bus.

8.3 Programmer’s Model

The ADC module is mapped into 32 words of address space. Five words are control/

status registers, one word is digital port data, and 24 words provide access to the re-

sults of AD conversion (eight addresses for each type of converted data). Two words

are reserved for expansion.

The ADC module base address is determined by the value of the MM bit in the SIM

configuration register (SIMCR). The base address is normally $FFF700.

Internally, the ADC has both a differential data bus and a buffered IMB data bus. Reg-

isters not directly associated with conversion functions, such as the configuration reg-

ister, the test register, and the port data register, reside on the buffered bus, while

conversion registers and result registers reside on the differential bus.

Registers that reside on the buffered bus are updated immediately when written. How-

ever, writes to ADC control registers abort any conversion in progress.

8.4 ADC Bus Interface Unit

The ADC is designed to act as a slave device on the intermodule bus. The ADC bus

interface unit (ABIU) provides IMB bus cycle termination and synchronizes internal

ADC signals with IMB signals. The ABIU also manages data bus routing to accommo-

date the three conversion data formats, and controls the interface to the module differ-

ential data bus.

8.5 Special Operating Modes

Low-power stop mode and freeze mode are ADC operating modes associated with as-

sertion of IMB signals by other microcontroller modules or by external sources. These

modes are controlled by the values of bits in the ADC module configuration register

(ADCMCR).

8.5.1 Low-Power Stop Mode

When the STOP bit in ADCMCR is set, the IMB clock signal to the ADC is disabled.

This places the module in an idle state, and power consumption is minimized. The

ABIU does not shut down and ADC registers are still accessible. If a conversion is in

progress when STOP is set, it is aborted.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMCK16Z4MPV16 Datasheet(PDF) 189 Page - Freescale Semiconductor, Inc

SPMCK16Z4MPV16 Datasheet(HTML) 189 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL