Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPMCK16Z4MPV20 Datasheet(PDF) 424 Page - Freescale Semiconductor, Inc

Part # SPMCK16Z4MPV20
Description  M68HC16Z Series
PDF  500 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SPMCK16Z4MPV20 Datasheet(HTML) 424 Page - Freescale Semiconductor, Inc

Back Button SPMCK16Z4MPV20 Datasheet HTML 420Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 421Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 422Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 423Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 424Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 425Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 426Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 427Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 428Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 424 / 500 page
background image
REGISTER SUMMARY
M68HC16 Z SERIES
D-50
USER’S MANUAL
SPCR2 contains QSPI queue pointers, wraparound mode control bits, and an interrupt
enable bit. SPCR2 is buffered. New SPCR2 values become effective only after com-
pletion of the current serial transfer. Rewriting NEWQP in SPCR2 causes execution to
restart at the designated location. Reads of SPCR2 return the value of the register, not
the buffer.
SPIFIE — SPI Finished Interrupt Enable
0 = QSPI interrupts disabled.
1 = QSPI interrupts enabled.
WREN — Wrap Enable
0 = Wraparound mode disabled.
1 = Wraparound mode enabled.
WRTO — Wrap To
0 = Wrap to pointer address $0.
1 = Wrap to address in NEWQP.
Bit 12 — Not Implemented
ENDQP[3:0] — Ending Queue Pointer
This field contains the last QSPI queue address.
Bits [7:4] — Not Implemented
NEWQP[3:0] — New Queue Pointer Value
This field contains the first QSPI queue address.
D.6.13 QSPI Control Register 3
SPCR3 contains the loop mode enable bit, halt and mode fault interrupt enable, and
the halt control bit. SPCR3 must be initialized before QSPI operation begins. Writing
a new value to SPCR3 while the QSPI is enabled disrupts operation. SPSR contains
information concerning the current serial transmission.
Bits [15:11] — Not Implemented
LOOPQ — QSPI Loop Mode
0 = Feedback path disabled.
1 = Feedback path enabled.
LOOPQ controls feedback on the data serializer for testing.
SPCR3 — QSPI Control Register
$YFFC1E
SPSR — QSPI Status Register
$YFFC1F
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
NOT USED
LOOPQ
HMIE
HALT
SPIF
MODF
HALTA
NOT
USED
CPTQP[3:0]
RESET:
0
0
0
0
0
0
0
0
0
0
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com