KM416RD8AS-RBM80 datasheet(57/64 Pages) SAMSUNG

57 / 64 page

Page 54

KM416RD8AS

Direct RDRAM™

Rev. 0.9July 1999

Target

Timing Parameters

Table 22: Timing Parameter Summary

Parameter

Description

Min

-40

-800

Max

Units

Figure(s)

tRC

Row Cycle time of RDRAM banks -the interval between ROWA packets with

ACT commands to the same bank.

tCYCLE

Figure 15

Figure 16

tRAS

RAS-asserted time of RDRAM bank - the interval between ROWA packet

with ACT command and next ROWR packet with PRERa command to the

same bank.

µsb t

CYCLE

Figure 15

Figure 16

tRP

Row Precharge time of RDRAM banks - the interval between ROWR packet

with PRERa command and next ROWA packet with ACT command to the

same bank.

tCYCLE

Figure 15

Figure 16

tPP

Precharge-to-precharge time of RDRAM device - the interval between succes-

sive ROWR packets with PRERa commands to any banks of the same device.

tCYCLE

Figure 12

tRR

RAS-to-RAS time of RDRAM device - the interval between successive

ROWA packets with ACT commands to any banks of the same device.

tCYCLE

Figure 13

tRCD

RAS-to-CAS Delay - the interval from ROWA packet with ACT command to

COLC packet with RD or WR command). Note - the RAS-to-CAS delay seen

by the RDRAM core (tRCD-C) is equal to tRCD-C = 1 + tRCD because of differ-

ences in the row and column paths through the RDRAM interface.

tCYCLE

Figure 15

Figure 16

tCAC

CAS Access delay - the interval from RD command to Q read data. The equa-

tion for tCAC is given in the TPARM register in Figure 39.

tCYCLE

Figure 4

Figure 39

tCWD

CAS Write Delay (interval from WR command to D write data.

tCYCLE

Figure 4

tCC

CAS-to-CAS time of RDRAM bank - the interval between successive COLC

commands).

tCYCLE

Figure 15

Figure 16

tPACKET

Length of ROWA, ROWR, COLC, COLM or COLX packet.

tCYCLE

Figure 3

tRTR

Interval from COLC packet with WR command to COLC packet which causes

retire, and to COLM packet with bytemask.

tCYCLE

Figure 17

tOFFP

The interval (offset) from COLC packet with RDA command, or from COLC

packet with retire command (after WRA automatic precharge), or from COLC

packet with PREC command, or from COLX packet with PREX command to

the equivalent ROWR packet with PRER. The equation for tOFFP is given in

the TPARM register in Figure 39.

tCYCLE

Figure 14

Figure 39

tRDP

Interval from last COLC packet with RD command to ROWR packet with

PRER.

tCYCLE

Figure 15

tRTP

Interval from last COLC packet with automatic retire command to ROWR

packet with PRER.

tCYCLE

Figure 16

a. Or equivalent PREC or PREX command. See Figure 14.

b. This is a constraint imposed by the core, and is therefore in units of

µs rather than t

CYCLE.

KM416RD8AS-RBM80 Datasheet(PDF) 57 Page - Samsung semiconductor

KM416RD8AS-RBM80 Datasheet(HTML) 57 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL