Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18F010 Datasheet(PDF) 65 Page - Microchip Technology

Part # PIC18F010
Description  High Performance Microcontrollers
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F010 Datasheet(HTML) 65 Page - Microchip Technology

Back Button PIC18F010 Datasheet HTML 61Page - Microchip Technology PIC18F010 Datasheet HTML 62Page - Microchip Technology PIC18F010 Datasheet HTML 63Page - Microchip Technology PIC18F010 Datasheet HTML 64Page - Microchip Technology PIC18F010 Datasheet HTML 65Page - Microchip Technology PIC18F010 Datasheet HTML 66Page - Microchip Technology PIC18F010 Datasheet HTML 67Page - Microchip Technology PIC18F010 Datasheet HTML 68Page - Microchip Technology PIC18F010 Datasheet HTML 69Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 176 page
background image
 2001 Microchip Technology Inc.
Preliminary
DS41142A-page 63
PIC18F010/020
8.2
PIR Registers
The PIR2 register contains the individual flag bits for
the peripheral interrupts.
8.3
PIE Registers
The PIE2 register contains the individual enable bits for
the peripheral interrupts. When IPEN = 0, the PEIE bit
must be set to enable any of these peripheral inter-
rupts.
8.4
IPR Registers
The IPR2 register contains the individual priority bits for
the peripheral interrupts. The operation of the priority
bits requires that the Interrupt Priority Enable (IPEN) bit
be set.
8.5
RCON Register
The RCON register contains the bit which is used to
enable prioritized interrupts (IPEN).
REGISTER 8-3:
RCON REGISTER
Note 1: Interrupt flag bits get set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the global
enable bit, GIE (INTCON<7>).
2: User software should ensure the appropri-
ate interrupt flag bits are cleared prior to
enabling an interrupt, and after servicing
that interrupt.
R/W-0
U-0
U-0
R/W-1
R-1
R-1
R/W-0
R/W-0
IPEN
—
—
RI
TO
PD
POR
BOR
bit 7
bit 0
bit 7
IPEN: Interrupt Priority Enable bit
1
= Enable priority levels on interrupts
0
= Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6-5
Unimplemented: Read as '0'
bit 4
RI: RESET Instruction Flag bit
For details of bit operation see Register 4-1
bit 3
TO: Watchdog Time-out Flag bit
For details of bit operation see Register 4-1
bit 2
PD: Power-down Detection Flag bit
For details of bit operation see Register 4-1
bit 1
POR: Power-on Reset Status bit
For details of bit operation see Register 4-1
bit 0
BOR: Brown-out Reset Status bit
For details of bit operation see Register 4-1
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR Reset
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com