 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TLE9263QX Datasheet(PDF) 30 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE9263QX Datasheet(HTML) 30 Page - Infineon Technologies AG |
|
|
30 / 164 page  TLE9263QX System Features Data Sheet 30 Rev. 1.1, 2014-09-26 Note: An over voltage event on VCC1 will only lead to SBC Fail-Safe Mode if the bit VCC1_OV_RST is set and if CFGP = ‘0’ (Config 2/4). Note: The content of the WD_FAIL bits will depend on the device configuration, e.g. 1 or 2 watchdog failures. Note: See Chapter 15.6.1 for detailed description of the 4x VCC1 under voltage behavior. 5.1.7 SBC Development Mode The SBC Development Mode is used during the development phase of the module. It is especially useful for software development. Compared to the default SBC user mode operation, this mode is a super set of the state machine. The device will start also in SBC Init Mode and it is possible to use all the SBC Modes and functions with following differences: • Watchdog is stopped and does not need to be triggered. Therefore no reset is triggered due to watchdog failure • SBC Fail-Safe and SBC Restart Mode are not reached due to watchdog failure but the other reasons to enter these modes are still valid • LINx, CAN and VCC2 default value in SBC INIT MODE and entering SBC Normal Mode from SBC Init Mode is ON instead of OFF The SBC Software Development Mode is reached automatically if the FO3/TEST pin is set and kept LOW during SBC Init Mode. The voltage level monitoring is started as soon as VS > VPOR,f. The Software Development Mode is configured and maintained if SBC Init Mode is left by sending any SPI command while FO3/TEST is LOW. In case the FO3/TEST level will be HIGH for longer than tTEST during the monitoring period then the SBC Development Mode is not reached . The SBC will remain in this mode for all conditions and can only be left by powering down the device (VS < VPOR,f). Table 8 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode Prev. SBC Mode Failure Event DEV_ STAT TSD2 WD_ FAIL VCC1_ UV VCC1_ UV_FS VCC1_ OV VCC1_ SC Normal 1 x Watchdog Failure 01 x 01 x x x x Normal 2 x Watchdog Failure 01 x 10 x x x x Normal TSD2 01 1 xx x x x x Normal VCC1 short to GND 01 x xx 1 x x 1 Normal 4x VCC1 UV 01 x xx 1 1 x x Normal VCC1 over voltage 01 x xx x x 1 x Stop 1 x Watchdog Failure 01 x 01 x x x x Stop 2 x Watchdog Failure 01 x 10 x x x x Stop TSD2 01 1 xx x x x x Stop VCC1 short to GND 01 x xx 1 x x 1 Stop 4x VCC1 UV 01 x xx 1 1 x x Stop VCC1 over voltage 01 x xx x x 1 x |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
