 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
V62/12615-01XE-R Datasheet(PDF) 37 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
V62/12615-01XE-R Datasheet(HTML) 37 Page - Texas Instruments |
|
|
37 / 92 page  DP83848-EP www.ti.com SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013 4 CONFIGURATION 4.1 Auto-Negotiation The auto-negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operation supported by both devices. Fast link pulse (FLP) bursts provide the signalling used to communicate auto- negotiation abilities between two devices at each end of a link segment. For further detail regarding auto- negotiation, refer to Clause 28 of the IEEE 802.3u specification. The DP83848 supports four different ethernet protocols (10 Mb/s half duplex, 10 Mb/s full duplex, 100 Mb/s half duplex, and 100 Mb/s full duplex), so the inclusion of auto-negotiation ensures that the highest performance protocol will be selected based on the advertised ability of the link partner. The auto-negotiation function within the DP83848 can be controlled either by internal register access or by the use of the AN_EN, AN1 and AN0 pins. 4.1.1 Auto-Negotiation Pin Control The state of AN_EN, AN0 and AN1 determines whether the DP83848 is forced into a specific mode or auto-negotiation will advertise a specific ability (or set of abilities) as given in Table 4-1. These pins allow configuration options to be selected without requiring internal register access. The state of AN_EN, AN0 and AN1, upon power-up/reset, determines the state of bits [8:5] of the ANAR register. The auto-negotiation function selected at power-up or reset can be changed at any time by writing to the basic mode control register (BMCR) at address 0x00h. Table 4-1. Auto-Negotiation Modes AN_EN AN1 AN0 Forced Mode 0 0 0 10BASE-T, Half Duplex 0 0 1 10BASE-T, Full Duplex 0 1 0 100BASE-TX, Half Duplex 0 1 1 100BASE-TX, Full Duplex AN_EN AN1 AN0 Advertised Mode 1 0 0 10BASE-T, Half or Full Duplex 1 0 1 100BASE-TX, Half or Full Duplex 10BASE-T Half Duplex 1 1 0 100BASE-TX, Half Duplex 10BASE-T, Half/Full Duplex 1 1 1 100BASE-TX, Half/Full Duplex 4.1.2 Auto-Negotiation Register Control When auto-negotiation is enabled, the DP83848 transmits the abilities programmed into the auto- negotiation advertisement register (ANAR) at address 04h via FLP Bursts. Any combination of 10 Mb/s, 100 Mb/s, half duplex, and full duplex modes may be selected. Auto-negotiation priority resolution: 1. 100BASE-TX Full Duplex (Highest Priority) 2. 100BASE-TX Half Duplex 3. 10BASE-T Full Duplex 4. 10BASE-T Half Duplex (Lowest Priority) Copyright © 2012–2013, Texas Instruments Incorporated CONFIGURATION 37 Submit Documentation Feedback Product Folder Links: DP83848-EP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
