Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

V62/12615-01XE-R Datasheet(PDF) 79 Page - Texas Instruments

Click here to check the latest version.
Part # V62/12615-01XE-R
Description  PHYTER MILITARY TEMPERATURE SINGLE PORT 10/100 MB/S ETHERNET PHYSICAL LAYER TRANSCEIVER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

V62/12615-01XE-R Datasheet(HTML) 79 Page - Texas Instruments

Back Button V62/12615-01XE-R Datasheet HTML 75Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 76Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 77Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 78Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 79Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 80Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 81Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 82Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 83Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 92 page
background image
DP83848-EP
www.ti.com
SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013
Table 9-17. 100 Mb/s PCS Configuration and Status Register (PCSR), Address 0x16 (continued)
BIT
BIT NAME
DEFAULT
DESCRIPTION
Descrambler Timeout:
Increase the descrambler timeout. When set this should allow the
device to receive larger packets (>9k bytes) without loss of
7
DESC_TIME
0, RW
synchronization.
1 = 2 ms
0 = 722 µs (per ANSI X3.263: 1995 (TP-PMD) 7.2.3.3e)
6
RESERVED
0
RESERVED: Must be zero
Force 100Mb/s Good Link:
5
FORCE_100_OK
0, RW
1 = Forces 100Mb/s Good Link
0 = Normal 100Mb/s operation
4
RESERVED
0
RESERVED: Must be zero
3
RESERVED
0
RESERVED: Must be zero
NRZI Bypass Enable:
2
NRZI_BYPASS
0, RW
1 = NRZI Bypass Enabled
0 = NRZI Bypass Disabled
1
RESERVED
0
RESERVED: Must be zero
0
RESERVED
0
RESERVED: Must be zero
9.3.7
RMII and Bypass Register (RBR)
This register configures the RMII Mode of operation. When RMII mode is disabled, the RMII functionality is
bypassed.
Table 9-18. RMII and Bypass Register (RBR), Addresses 0x17
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:6
RESERVED
0, RO
Reserved: Writes ignored, Read as 0
Reduced MII Mode:
5
RMII_MODE
Strap, RW
0 = Standard MII Mode
1 = Reduced MII Mode
Reduce MII Revision 1.0:
0 = (RMII revision 1.2) CRS_DV will toggle at the end of a packet to
4
RMII_REV1_0
0, RW
indicate deassertion of CRS.
1 = (RMII revision 1.0) CRS_DV will remain asserted until final data is
transferred. CRS_DV will not toggle at the end of a packet.
RX FIFO Over Flow Status:
3
RX_OVF_STS
0, RO
0 = Normal
1 = Overflow detected
RX FIFO Under Flow Status:
2
RX_UNF_STS
0, RO
0 = Normal
1 = Underflow detected
Copyright © 2012–2013, Texas Instruments Incorporated
REGISTER BLOCK
79
Submit Documentation Feedback
Product Folder Links: DP83848-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com