PM8313 datasheet(37/192 Pages) PMC

37 / 192 page

PM8313 D3MX

DATA SHEET

PMC-920702

ISSUE 5

M13 MULTIPLEXER

Pin Name

Type

Pin No. Function

TDLCLK/

TDLINT

Output

207

The transmit data link clock (TDLCLK) signal is

active when an external HDLC receiver is

selected (the TEXHDLC bit in the Master HDLC

Configuration Register is a logic 1). The

TDLCLK signal provides timing for the external

sourcing of the path maintenance data link

signal inserted by the DS3 TRAN. TDLCLK is

updated on the falling edge of the TOHCLK

signal and cycles 3 times per M-frame.

TDLCLK is nominally a 28.2 kHz clock, which is

low for at least 1.9 µs per cycle.

The transmit data link interrupt (TDLINT) signal

is active when the internal HDLC transmitter is

selected (the TEXHDLC bit in the

corresponding Master HDLC Configuration

the last data byte written to the internal HDLC

transmitter has been setup for transmission,

and a write is required to the XFDL

Configuration Register, or the XFDL Transmit

Data Register to either end the current

message transmission, or to provide more

data. By default TDLINT is an active low open-

drain output, but can be configured as active

high.

Typically, TDLINT would be connected to an

external DMA device. If the supervising

microprocessor is desired to service the XFDL,

this output can be wired-ORed with the INTB

output when TDLINT is configured as an active-

low open drain output.

PM8313 Datasheet(PDF) 37 Page - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 37 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL