PM8313 datasheet(65/192 Pages) PMC

65 / 192 page

PM8313 D3MX

DATA SHEET

PMC-920702

ISSUE 5

M13 MULTIPLEXER

Bit

Type

Function

Default

Bit7

R/W

EXD2CLK

Bit6

R/W

BYP7

Bit5

R/W

BYP6

Bit4

R/W

BYP5

Bit3

R/W

BYP4

Bit2

R/W

BYP3

Bit1

R/W

BYP2

Bit0

R/W

BYP1

The Master Bypass Configuration Register is provided at D3MX read/write

address 02H.

BYP[7:1]:

The BYP[7:1] bits allow for each of the seven MX12 blocks to be individually

bypassed so that an external DS2 may be multiplexed and demultiplexed

directly without the intermediate M12 multiplexing. If BYP[n] is a logic 1, the

following applies:

1. A nominally 6.312 MHz clock is expected on TD1CLK(4n).

2. A data stream synchronous to TD1CLK(4n) is expected on TD1DAT(4n).

3. The clocks on TD1CLK(4n-1), TD1CLK(4n-2) and TD1CLK(4n-3) have no

effect.

4. The data streams on TD1DAT(4n-1), TD1DAT(4n-2) and TD1DAT(4n-3) are

ignored.

5. A nominally 6.312 MHz clock is presented on RD1CLK(4n).

6. A data stream synchronous to RD1CLK(4n) is presented on RD1DAT(4n).

7. The signals on RD1CLK(4n-1), RD1CLK(4n-2), RD1CLK(4n-3),

RD1DAT(4n-1), RD1DAT(4n-2) and RD1DAT(4n-3) are always low.

PM8313 Datasheet(PDF) 65 Page - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 65 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL