Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HMC832LP6GETR Datasheet(PDF) 39 Page - Analog Devices

Part # HMC832LP6GETR
Description  Cellular infrastructure
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

HMC832LP6GETR Datasheet(HTML) 39 Page - Analog Devices

Back Button HMC832LP6GETR Datasheet HTML 35Page - Analog Devices HMC832LP6GETR Datasheet HTML 36Page - Analog Devices HMC832LP6GETR Datasheet HTML 37Page - Analog Devices HMC832LP6GETR Datasheet HTML 38Page - Analog Devices HMC832LP6GETR Datasheet HTML 39Page - Analog Devices HMC832LP6GETR Datasheet HTML 40Page - Analog Devices HMC832LP6GETR Datasheet HTML 41Page - Analog Devices HMC832LP6GETR Datasheet HTML 42Page - Analog Devices HMC832LP6GETR Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 49 page
background image
HMC832
Data Sheet
LOCK DETECT REGISTER
Table 21. Register 0x07, Lock Detect Register (Default 0x00014D)
Bit
Type
Name
Width
Default
Description
2:0
R/W
LKD_WINCNT_MAX
3
5d
Lock detect window sets the number of consecutive counts of divided VCO
that must land inside the lock detect window to declare lock
0: 5
1: 32
2: 96
3: 256
4: 512
5: 2048
6: 8192
7: 65,535
3
R/W
Enable internal lock
detect
1
1
See the Serial Port section
5:4
R/W
Reserved
2
0
Reserved
6
R/W
Lock detect window
type
1
1
Lock detection window timer selection
1: digital programmable timer
0: analog one shot, nominal 10 ns window
9:7
R/W
LD digital window
duration
3
2
Lock detection, digital window duration
0: half cycle
1: one cycle
2: two cycles
3: four cycles
4: eight cycles
5: 16 cycles
6: 32 cycles
7: 64 cycles
11:10
R/W
LD digital timer
frequency control
2
0
Lock detect digital timer frequency control, see the Lock Detect section for
more information
00: fastest
11: slowest
12
R/W
Reserved
31
0
Reserved
13
R/W
Automatic relock: one
try
1
0
1: attempts to relock if lock detect fails for any reason; tries one time only
ANALOG ENABLE (EN) REGISTER
Table 22. Register 0x08, Analog EN Register, (Default 0xC1BEFF)
Bit
Type
Name
Width
Default
Description
4:0
R/W
Reserved
5
31d
Reserved
5
R/W
GPO_PAD_EN
1
1
0: disables the LD/SDO pin
1: enables GPO port or allows a shared SPI
When Bit 5 = 1 and Register 0xF[7] = 1, the LD_SDO pin is always driven, which
is required for use of the GPO port
When Bit 5 = 1 and Register 0xF[7] = 0, SDO is off when an unmatched chip
address is seen on the SPI, allowing a shared SPI with other compatible devices
9:6
R/W
Reserved
4
11d
Reserved
10
R/W
VCO buffer and
prescaler bias
enable
1
1
VCO buffer and prescaler bias enable
20:11
R/W
Reserved
1
55d
Reserved
Rev. A | Page 38 of 48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com