CS43130 datasheet(25/137 Pages) CIRRUS

25 / 137 page

DS1073F1

CS43130

4.1 Overview

4.1.5

Audio Interfaces and Supported Formats

There are two serial input ports on the CS43130, the audio serial port (ASP) and the auxiliary serial port (XSP). The ASP

on the CS43130 supports I2S, TDM, and DoP (DSD over PCM) formats up to a 384-kHz sample rate. The XSP on the

CS43130 supports the DoP format up to a 352.8-kHz sample rate.

The CS43130 also has a dedicated DSD interface to support up to 128•Fs. The DSD interface shares pins with the XSP.

4.1.6

System Clocking

The CS43130 internal MCLK can be sourced from three options:

• Direct MCLK/crystal mode. The internal MCLK is provided through XTI/MCLK pin directly or generated by crystal

oscillator.

• PLL mode. A PLL reference CLK is provided externally through XTI/MCLK. The PLL is configured, and output is

used as the internal MCLK.

• RCO mode. An internal RCO is used as the internal MCLK. Note that HPIN input path is the only supported audio

playback feature in this mode for optimized power consumption. This mode can also support HP detection and I2C

communication. DAC playback and headphone impedance measurement function s are not supported.

The clock output is provided for audio applications that require high quality audio rate system clock. This clock output can

be sourced from the following two options:

• The clock generated by the CS43130 crystal oscillator.

• Output of the internal Fractional-N PLL that refers to MCLK input. See Section 4.7.1 for supported frequencies.

The internal MCLK is used to generate serial port clocks. See Table 4-6 for supported LRCK combinations.

4.1.7

System Interrupts

The CS43130 includes an open-drain interrupt output (INT pin). Interrupt mask registers control whether an event

associated with an interrupt status/mask bit pair triggers the assertion of INT. All types of interrupts are described in

Section 4.11.

4.1.8

System Reset

The CS43130 offers two types of reset options:

• Asserting RESET. If RESET is asserted, all registers and all state machines are immediately set to their default

values/states. No operation can begin until RESET is deasserted. Before normal operation can begin, RESET must

be asserted at least once after the VP supply is first brought up.

• Power-on reset (POR). If the VD supply is lower than the POR threshold specified in Table 3-16, the VD register

fields and the state machines are held in reset, setting them to their default values/states. The POR releases the

reset when the VD supply goes above the POR threshold. When the VD supply is turned on, the VL and VA supplies

must also be turned on at the same time.

4.1.9

Power Down

The CS43130 has a register byte to power down individual components on the chip. Before any change can be applied to

an individual component (except PLL), the block must be powered down first. For the PLL, changes can be applied after

PLL_START is cleared.

The PDN_HP bit is responsible for enabling or disabling the playback signal chain operation. All the necessary

components for playback operation need to be powered up and configured properly before PDN_HP is cleared. To disable

the playback signal chain, PDN_HP is set. PDN_HP needs to be set before making any changes to the playback signal

chain setup, except the following functions:

• Volume and mute related functions

• PCM filter settings (see Section 7.5.2)

CS43130 Datasheet(PDF) 25 Page - Cirrus Logic

CS43130 Datasheet(HTML) 25 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL