CS43130 datasheet(28/137 Pages) CIRRUS

28 / 137 page

DS1073F1

CS43130

4.3 Class H Amplifier Output

AMUTE, DSD_AMUTE_BEQA, DSD_MUTE_A, DSD_MUTE_B, DSD_INV_A, DSD_INV_B, DSD_SWAP_CHAN, and

DSD_COPY_CHAN. Refer to Section 7.4.1–Section 7.4.7 for control register details.

4.3 Class H Amplifier Output

Fig. 4-2 shows the Class H operation.

Figure 4-2. Class H Operation

The CS43130 headphone output amplifiers use Cirrus Logic two-mode Class H technology. This technology maximizes

operating efficiency of the typical Class AB amplifier while maintaining high performance. In a Class H amplifier design,

the rail voltages supplied to the amplifier vary with the needs of the music passage that is being amplified. This prevents

unnecessarily wasting energy during low power passages of program material or when the program material is played

back at a low volume level.

The internal charge pump, which creates the rail voltages for the headphone amplifiers, is the central component of the

two-mode Class H technology implemented in the CS43130. The charge pump receives its input voltage from the voltage

present on the VCP or VP pin. From this input voltage, the charge pump creates the differential rail voltages supplied to

the amplifier output stages. The charge pump can supply two sets of differential rail voltages: ±VCP and ±VP_LDO.

HV_EN setting, as shown in Fig. 4-3, determines the VP_LDO voltage as shown in Table 4-1. HV_EN = 1 setting is

required to support the 1.7-V full-scale voltage for a 600-

 load and above. In this setting, minimum VP is required to be

higher than 3.3 V, and any load below 600

 is not supported. When HV_EN = 0, the max output voltage is 1.4-V RMS

full-scale voltage. In this setting, minimum VP is required to be higher than 3 V, and the full headphone load range is

supported.

Figure 4-3. Internal LDO Configuration

Table 4-1. VP_LDO Voltage Per HV_EN Setting

HV_EN

VP_LDO Voltage

02.6 V

13.0 V

VCP

Class H Control

VCP_FILT–

–VCP

–VP_LDO V

VCP_FILT+

+VCP

+VP_LDO V

ADPT_PWR p. 112

VP_LDO

Internal

LDO

HV_EN p. 112

CS43130 Datasheet(PDF) 28 Page - Cirrus Logic

CS43130 Datasheet(HTML) 28 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL