T48C893 datasheet(7/82 Pages) ATMEL

7 / 82 page

T48C893

Rev. A4, 22-Jan-02

7 (82)

MARC4 Architecture

3.1

General Description

The MARC4 microcontroller consists of an advanced

stack-based, 4-bit CPU core and on-chip peripherals. The

CPU is based on the HARVARD architecture with

physically separate program memory (ROM) and data

memory

(RAM).

Three

independent

buses,

the

instruction bus, the memory bus and the I/O bus, are used

for parallel communication between ROM, RAM and

peripherals. This enhances program execution speed by

allowing both instruction prefetching, and a simultaneous

communication to the on-chip peripheral circuitry. The

extremely powerful integrated interrupt controller with

associated eight prioritized interrupt levels supports fast

and efficient processing of hardware events. The MARC4

is designed for the high-level programming language

qFORTH. The core includes both, an expression and a

return

stack.

This

architecture

enables

high-level

language programming without any loss of efficiency or

code density.

Instruction

decoder

CCR

TOS

ALU

RAM

Program

256 x 4-bit

MARC4 CORE

Clock

Reset

Sleep

Memory bus

I/O bus

Instruction

bus

Reset

System

clock

Interrupt

controller

On–chip peripheral modules

94 8973

memory

Figure 3. MARC4 core

T48C893 Datasheet(PDF) 7 Page - ATMEL Corporation

T48C893 Datasheet(HTML) 7 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL