T48C893 datasheet(74/82 Pages) ATMEL

74 / 82 page

T48C893

Rev. A4, 22-Jan-02

74 (82)

5.1.1

EEPROM

The EEPROM has a size of 2

512 bits and is organized

as 32 x 16-bit matrix each. To read and write data to and

from the EEPROM the serial interface must be used. The

interface supports one and two byte write accesses and

one to n-byte read accesses to the EEPROM.

EEPROM – Operating Modes

The operating modes of the EEPROM are defined via the

control byte. The control byte contains the row address,

the mode control bits and the read/not-write bit that is

used to control the direction of the following transfer. A

”0” defines a write access and a ”1” a read access. The

five address bits select one of the 32 rows of the EEPROM

memory to be accessed. For all accesses the complete

16-bit word of the selected row is loaded into a buffer. The

buffer must be read or overwritten via the serial interface.

The two mode control bits C1 and C2 define in which or-

der the accesses to the buffer are performed: High byte –

low byte or low byte – high byte. The EEPROM also sup-

ports autoincrement and autodecrement read operations.

After sending the start address with the corresponding

mode, consecutive memory cells can be read row by row

without transmission of the row addresses.

Two

special

control

bytes

enable

the

complete

initialization of EEPROM with ”0” or with ”1.

Write Operations

The EEPROM permits 8-bit and 16-bit write operations.

A write access starts with the START condition followed

by a write control byte and one or two data bytes from the

master. It is completed via the STOP condition from the

master after the acknowledge cycle.

The programming cycle consists of an erase cycle (write

”zeros”) and the write cycle (write ”ones”). Both cycles

together take about 10 ms.

Acknowledge Polling

If the EEPROM is busy with an internal write cycle, all

inputs

are disabled and the EEPROM will not

acknowledge until the write cycle is finished. This can be

used to detect the end of the write cycle. The master must

perform acknowledge polling by sending a start condition

followed by the control byte. If the device is still busy

with the write cycle, it will not return an acknowledge and

the master has to generate a stop condition or perform fur-

ther acknowledge polling sequences. If the cycle is

complete, it returns an acknowledge and the master can

proceed with the next read or write cycle.

Write One Data Byte

Start

Control byte

Data byte 1

Stop

Write Two Data Bytes

Start

Control byte

Data byte 1

Data byte 2

Stop

Write Control Byte Only

Start

Control byte

Stop

Write Control Bytes

MSB

LSB

Write low byte first

R/NW

Row address

Byte order

LB(R)

HB(R)

MSB

LSB

Write high byte first

R/NW

Row address

Byte order

HB(R)

LB(R)

A –> acknowledge; HB: high byte; LB: low byte; R: row address

T48C893 Datasheet(PDF) 74 Page - ATMEL Corporation

T48C893 Datasheet(HTML) 74 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL