TLE9461ES datasheet(85/140 Pages) INFINEON

85 / 140 page

TLE9461ES

Lite CAN SBC Family

Supervision Functions

Datasheet

Rev.1.1

2019-09-27

In SBC Development Mode the watchdog is Off and therefore no reset is generated due to a watchdog failure.

Depending on the configuration, the WD_FAIL bits are set after a watchdog trigger failure as follows:

• In case an incorrect WD trigger is received (triggering in the closed watchdog window or when the

watchdog counter expires without a valid trigger) then the WD_FAIL bits are incremented (showing the

number of incorrect WD triggers)

• For config 2: the bits can have the maximum value of ‘01’

• For config 1, 3 and 4: the bits can have the maximum value of ‘10’

The WD_FAIL bits are cleared automatically if following conditions apply:

• After a successful watchdog trigger

• When the watchdog is Off: in SBC Stop Mode after successfully disabling the watchdog, in SBC Sleep Mode,

or in SBC Fail-Safe Mode (except for a watchdog failure)

12.2.1

Time-Out Watchdog

The time-out watchdog is an easier but less secure watchdog than a window watchdog because the watchdog

trigger can be set at any time within the configured watchdog timer period.

A correct watchdog service immediately results in starting a new watchdog timer period. Taking the

tolerances of the internal oscillator into account the safe trigger area is defined in Figure 33.

If the time-out watchdog period elapses, a watchdog reset is created by setting the reset output RSTN Low and

the SBC switches to SBC Restart or SBC Fail-Safe Mode.

Figure 33 Time-out Watchdog Definitions

12.2.2

Window Watchdog

Compared to the time-out watchdog the characteristic of the window watchdog is that the watchdog timer

period is divided into a closed and an open window. The watchdog must be triggered within the open window.

A correct watchdog trigger results in starting the window watchdog period with a closed window followed by

an open window.

open window

t / [tWD_TIMER]

safe trigger area

Wd1_TimeOut_per.vsd

Watchdog Timer Period (WD_TIMER)

uncertainty

Typical timout watchdog trigger period

tWD x 1.80

tWD x 1.20

tWD x 1.50

TLE9461ES Datasheet(PDF) 85 Page - Infineon Technologies AG

TLE9461ES Datasheet(HTML) 85 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL