 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS320F28375DPZP Datasheet(PDF) 195 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320F28375DPZP Datasheet(HTML) 195 Page - Texas Instruments |
|
|
195 / 226 page  9.9 Interprocessor Communication Module The IPC module supports several methods of interprocessor communication: • Thirty-two IPC flags per CPU, which can be used to signal events or indicate status through software polling. Four flags per CPU can generate interrupts. • Shared data registers, which can be used to send commands or other small pieces of information between CPUs. Although the register names were chosen to support a command/response system, they can be used for any purpose as defined in software. • Boot mode and status registers, which allow CPU1 to control the CPU2 boot process. • A general-purpose free-running 64-bit counter. • Two shared message RAMs, which can be used to transfer bulk data. Each RAM can be read by both CPUs. CPU1 can write to one RAM and CPU2 can write to the other. Figure 9-4 shows the IPC architecture. CPU2 Gen Int Pulse (on FLG 0->1) Gen Int Pulse (on FLG 0->1) SET31 CLR31 FLG31 ACK31 SET0 CLR0 FLG0 ACK0 SET31 CLR31 FLG31 ACK31 SET0 CLR0 FLG0 ACK0 CPU2.EmulationHalt PLLSYSCLK R=0/W=1 C1TOC2IPCINT1/2/3/4 R=0/W=1 R=0/W=1 R R R R R IPCSET[31:0] IPCCLR[31:0] R R R R R IPCACK[31:0] R IPCSENDCOM[31:0] IPCRECVCOM[31:0] IPCRECVCOM[31:0] IPCRECVADDR[31:0] IPCRECVADDR[31:0] IPCRECVDATA[31:0] IPCRECVDATA[31:0] IPCLOCALREPLY[31:0] IPCLOCALREPLY[31:0] IPCSENDADDR[31:0] IPCSENDADDR[31:0] IPCSENDDATA[31:0] IPCSENDDATA[31:0] R/W R/W R/W R/W R/W R/W R/W R/W R 64-bit Free Run Counter IPCCOUNTERH/L[31:0] C1TOC2IPCCOM[31:0] C1TOC2IPCADDR[31:0] C1TOC2IPCDATAW[31:0] C1TOC2IPCDATAR[31:0] R=0/W=1 IPCACK[31:0] IPCSET[31:0] IPCCLR[31:0] R IPCFLG[31:0] R=0/W=1 R=0/W=1 R IPCSTS[31:0] C2TOC1IPCCOM[31:0] C2TOC1IPCADDR[31:0] C2TOC1IPCDATAW[31:0] C2TOC1IPCDATAR[31:0] CPU1 C2TOC1IPCINT1/2/3/4 R R/W R/W R IPCBOOTMODE[31:0] IPCBOOTSTS[31:0] CPU1.EmulationHalt IPCFLG[31:0] IPCREMOTEREPLY[31:0] IPCREMOTEREPLY[31:0] IPCSTS[31:0] IPCSENDCOM[31:0] CPU2. ePIE CPU1. ePIE Figure 9-4. IPC Architecture www.ti.com TMS320F28379D, TMS320F28379D-Q1, TMS320F28378D, TMS320F28377D TMS320F28377D-Q1, TMS320F28376D, TMS320F28375D, TMS320F28374D SPRS880O – DECEMBER 2013 – REVISED FEBRUARY 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 195 Product Folder Links: TMS320F28379D TMS320F28379D-Q1 TMS320F28378D TMS320F28377D TMS320F28377D-Q1 TMS320F28376D TMS320F28375D TMS320F28374D |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
