| Electronic Components Datasheet Search |
|
H5AN8G6NAFR-RDC Datasheet(PDF) 38 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5AN8G6NAFR-RDC Datasheet(HTML) 38 Page - Hynix Semiconductor |
|
38 / 45 page ![]() Rev. 1.2 / Jul.2017 38 Standard Speed Bins DDR4-1600 Speed Bins and Operations Speed Bin DDR4-1600K Unit NOTE CL-nRCD-nRP 11-11-11 Parameter Symbol min max Internal read command to first data tAA 13.7513 (13.50)5,11 18.00 ns 11 Internal read command to first data with read DBI enabled tAA_DBI tAA(min) + 2nCK tAA(max) +2nCK ns 11 ACT to internal read or write delay time tRCD 13.75 (13.50)5,11 - ns 11 PRE command period tRP 13.75 (13.50)5,11 - ns 11 ACT to PRE command period tRAS 35 9 x tREFI ns 11 ACT to ACT or REF command period tRC 48.75 (48.50)5,11 - ns 11 Normal Read DBI CWL = 9 CL = 9 CL = 11 tCK(AVG) 1.5 1.6 ns 1,2,3,4,10 ,13 CL = 10 CL = 12 tCK(AVG) Reserved ns 1,2,3,4,10 CWL = 9,11 CL = 10 CL = 12 tCK(AVG) Reserved ns 1,2,3,4 CL = 11 CL = 13 tCK(AVG) 1.25 <1.5 ns 1,2,3,4 CL = 12 CL = 14 tCK(AVG) 1.25 <1.5 ns 1,2,3 Supported CL Settings 9,11,12 nCK 12,13 Supported CL Settings with read DBI 11,13,14 nCK 12 Supported CWL Settings 9,11 nCK |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |