| Electronic Components Datasheet Search |
|
FS32R274VCK2MMM Datasheet(PDF) 34 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS32R274VCK2MMM Datasheet(HTML) 34 Page - NXP Semiconductors |
|
34 / 78 page ![]() Table 26. Sigma Delta ADC Parameters (continued) Symbol Parameter Condition Min Typ Max Unit Characterized under the following conditions: • 0.6 Vpp (i.e. -6 dBFS) input signals applied at the following frequencies one at a time: 20.77 KHz, 317.7 KHz, 857.7 KHz, 1.411 MHz, 2.95 MHz, 3.897 MHz, and 4.997 MHz and the SNR in dBFS is then calculated. • SNR at 5 MHz will be reduced by 5 dB due to decimation filter roll off. • The SNR is specified to be 67 dBFS typical for input frequencies between 20 KHz and 4 MHz. Mismatch shaper on. SNDRSDA_MM_ON1 Signal-to-Noise-and- Distortion Ratio Mismatch Shaper on Input Frequency Range and integration bandwidth are from 20 KHz to 5 MHz. (using full-bandwidth decimation filter coefficients). Production test frequencies 449 KHz and 4 MHz. Production test amplitude is -6 dBFS = 0.6 Vpp. Characterized under the following conditions: • 0.6 Vpp (i.e. -6 dBFS) input signals applied at the following frequencies one at a time: 20.77 KHz, 317.7 KHz, 857.7 KHz, 1.411 MHz, 2.95 MHz, 3.897 MHz, and 4.997 MHz and the SNDR in dBFS is then calculated. • SNR at 5 MHz will be reduced by 5 dB due to decimation filter roll off. • The SNR is specified to be 64 dBFS typical for input frequencies between 20 KHz and 4 MHz. Mismatch shaper on. 62 64 — dBFS IFDRSDA Interference Free Dynamic Range 20 ms integration, ADC inputs tied together at the package pin. One side of the AC coupling capacitors associated with each input should remain connected to the ADC input and the other side of the capacitor should connected to ground. 90 — — dBFS IMDSDA_MM_ON Intermodulation Distortion Mismatch Shaper on Input Frequency Range and integration bandwidth are from 20 KHz to 5 MHz (using full-bandwidth decimation filter coefficients). Characterized under the following conditions: • Two distinct sets of signal pairs at the specified frequencies and at an amplitude of -8 dBFs (i.e. 0.23886 Vpeak = 0.47772 Vpp differential) are applied one signal pair at a time. • Signal pair #1 is f1 = 1 MHz and f2 = 1.1 MHz and signal pair #2 is f1 = 390.625 KHz and f2 = 546.875 KHz. • All inter modulation products are checked. Mismatch Shaper on. 62 — — dBc GM Gain Mismatching (ADCx to ADCy) -3.5 — 3.5 % OE Input Offset Error — -25 — 25 mV Table continues on the next page... Analog modules S32R274/S32R264 Series Data Sheet, Rev. 6, 06/2021 34 NXP Semiconductors |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |