| Electronic Components Datasheet Search |
|
FS32R274VCK2MMM Datasheet(PDF) 66 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS32R274VCK2MMM Datasheet(HTML) 66 Page - NXP Semiconductors |
|
66 / 78 page ![]() Table 52. Electrical and timing information (continued) Symbol Parameters Min Typ Max Unit VIHLP Input high voltage 880 - - mV VHYST Input hysteresis 25 - - mV 14.1.2 D-PHY signaling levels The signal levels are different for differential HS mode and single-ended LP mode. The figure below shows both the HS and LP signal levels on the left and right sides, respectively. The HS signaling levels are below the LP low-level input threshold such that LP receiver always detects low on HS signals. Figure 39. D-PHY signaling levels 14.1.3 D-PHY switching characteristics Table 53. D-PHY switching characteristics Symbol Parameter Conditions Min Typ Max Unit HS Line Receiver AC Specifications - Maximum serial data rate On DATAP/N inputs. 80 Ohm<= RL <= 125 Ohm 80 - 1000 Mbps Table continues on the next page... Radar module S32R274/S32R264 Series Data Sheet, Rev. 6, 06/2021 66 NXP Semiconductors |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |