Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FS32R274VCK2MMM Datasheet(PDF) 58 Page - NXP Semiconductors

Part # FS32R274VCK2MMM
Description  S32R274/S32R264 Series Data Sheet
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32R274VCK2MMM Datasheet(HTML) 58 Page - NXP Semiconductors

Back Button FS32R274VCK2MMM Datasheet HTML 54Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 55Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 56Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 57Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 58Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 59Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 60Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 61Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 62Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 78 page
background image
9.5 LINFlexD timing specifications
The maximum bit rate is 1.875 MBit/s.
9.6 I2C timing
Table 44. I2C SCL and SDA input timing specifications
Number
Symbol
Parameter
Value
Unit
Min
Max
1
I_tHD:STA
Start Condition hold time
2
-
Peripheral clock
2
I_t_LOW
Clock low time
8
-
3
I_tHD:DAT
Data hold time
2
-
4
I_tHIGH
Clock high time
4
-
5
I_tSU:DAT
Data setup time
4
-
6
I_tSU:STA
Start condition setup time (for repeated
start condition only)
2
-
7
I_tSU:STOP
Stop condition setup time
2
-
Table 45. I2C SCL and SDA output timing specifications
Number
Symbol
Parameter
Value
Unit
Min
Max
1
O_tHD:STA
Start condition hold time1
6
-
Peripheral clock
2
O_t_LOW
Clock low time1
10
-
3
O_tHD:DAT
Data hold time1
7
-
4
O_t_HIGH
Clock high time1
10
-
5
O_tSU:DAT
Data setup time1
2
-
6
O_tSU:STA
Start condition setup time (for
repeated start condition only)1
20
-
7
O_tSU:STOP
Stop condition setup time1
10
-
8
O_tr
SCL/SDA rise time2
-
99.6
ns
9
O_tf
SCL/SDA fall time1
-
99.6
1. Programming IBFD (I2C Bus Frequency Divider Register) with the maximum frequency results in the minimum output
timings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period.
The actual position is affected by the prescale and division values programmed in IBDR (I2C Bus Data I/O Register).
2. Serial data (SDA) and Serial clock (SCL) reaches peak level depending upon the external signal capacitance and pull up
resistor values as SDA and SCL are open-drain type outputs which are only actively driven low by the I2C module.
Communication modules
S32R274/S32R264 Series Data Sheet, Rev. 6, 06/2021
58
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com