Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

FS32R274VCK2MMM Datasheet(PDF) 74 Page - NXP Semiconductors

Part # FS32R274VCK2MMM
Description  S32R274/S32R264 Series Data Sheet
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32R274VCK2MMM Datasheet(HTML) 74 Page - NXP Semiconductors

Back Button FS32R274VCK2MMM Datasheet HTML 70Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 71Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 72Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 73Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 74Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 75Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 76Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 77Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 78Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 74 / 78 page
background image
be generated by an external pullup resistor which is strong
enough to overdrive the weak internal pulldown resistor. The
rising edge on RESET_B in the following figures indicates the
time when the device stops driving it low. The reset sequence
durations given in Table 57 are applicable only if the internal
reset sequence is not prolonged by an external reset generator
keeping RESET_B asserted low beyond the last Phase3.
PHASE0
PHASE1,2
PHASE3
PHASE1,2
PHASE3
DRUN
BIST
Reset Sequence Trigger
Reset Sequence Start Condition
RESET_B
Establish
Flash
Device
Self
MBIST
LBIST
Application
IRC and
PWR
Init
Test
Setup
Config
Flash
Init
Device
TDRB, min < TRESET < TDRB, max
execution
config
Figure 42. Destructive reset sequence, BIST enabled
PHASE0
PHASE1,2
PHASE3
DRUN
Reset Sequence Trigger
Reset Sequence Start Condition
RESET_B
Establish
Flash
Device
Application
IRC and
PWR
Init
Config
Execution
TDR, min < TRESET < TDR, max
Figure 43. Destructive reset sequence, BIST disabled
PHASE1,2
PHASE3
PHASE1,2
PHASE3
DRUN
BIST
Reset Sequence Trigger
Reset Sequence Start Condition
RESET_B
Flash
Device
Self
MBIST
LBIST
Application
Init
Test
Setup
Config
Flash
Init
Device
TERLB, min < TRESET < TERLB, max
execution
config
Figure 44. External reset sequence long, BIST enabled
Reset sequence
S32R274/S32R264 Series Data Sheet, Rev. 6, 06/2021
74
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com