| Electronic Components Datasheet Search |
|
CIRCC Datasheet(PDF) 65 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
CIRCC Datasheet(HTML) 65 Page - SMSC Corporation |
|
65 / 70 page ![]() 65 Zero Wait State Support nSRDY nSRDY can be driven by the CIrCC to indicate that an access cycle shorter than the standard I/O cycle can be executed. NOTE: the names nSRDY & nNOWS can be used interchangeably. nSRDY is enabled by the No Wait bit in SCE Configuration Register B. When No Wait is one, nSRDY goes active following the trailing edge of the ISA I/O command and inactive following the rising edge (Figure 35). nSRDY is suppressed during DMA & refresh cycles, i.e. when AEN is active, or when IOCHRDY is inactive. Zero Wait State support is only available when the SCE is enabled. The Interaction of nSRDY and IOCHRDY determine the three types of ISA access cycles: no-wait-state cycle, standard cycle, ready cycle (Table 31). NOTE: An inactive IOCHRDY suppresses nSRDY. Table 31 - nSRDY and IOCHRDY Interaction nSRDY IOCHRDY DESCRIPTION active active No-wait-state Cycle (shortest length) inactive active Standard Cycle (mean length) x inactive Ready Cycle (longest length) AEN I/Ox nSRDY No Wait FIGURE 35 - nSRDY TIMING |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |