Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IRCC2.0 Datasheet(PDF) 71 Page - SMSC Corporation

Part # IRCC2.0
Description  Infrared Communications Controller
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

IRCC2.0 Datasheet(HTML) 71 Page - SMSC Corporation

Back Button IRCC2.0 Datasheet HTML 67Page - SMSC Corporation IRCC2.0 Datasheet HTML 68Page - SMSC Corporation IRCC2.0 Datasheet HTML 69Page - SMSC Corporation IRCC2.0 Datasheet HTML 70Page - SMSC Corporation IRCC2.0 Datasheet HTML 71Page - SMSC Corporation IRCC2.0 Datasheet HTML 72Page - SMSC Corporation IRCC2.0 Datasheet HTML 73Page - SMSC Corporation IRCC2.0 Datasheet HTML 74Page - SMSC Corporation IRCC2.0 Datasheet HTML 75Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 87 page
background image
71
BUS INTERFACE I/O
The Bus Interface I/O block contains a 128-byte
FIFO, DMA/Interrupt logic, and multiplexers to
control access to the FIFO and the ISA Bus
(Figure 36).
The Databus Multiplexer provides exclusive ISA
Bus access to either the 16C550A UART or the
IrCC 2.0 SCE depending on the state of Block
Control bits.
Disabled blocks are disconnected
from the ISA Bus.
FIFO MULTIPLEXER
SCE FIFO Access
The FIFO Multiplexer controls the configuration
of the SCE FIFO in the Bus Interface I/O Block.
This configuration can be inferred from the state
of the SCE Modes bits in Line Control Register
B.
When
the
transmit/receive
modes
are
disabled, or the transmit mode is enabled, the
FIFO is configured for transmit, otherwise, the
FIFO is configured for receive.
The signal
Transmit in Figure 36, above, can be satisfied by
the inverse of the SCE Modes msb; e.g., nD7.
HOST FIFO Access
The host always has read access to the FIFO,
regardless of the state of the SCE Modes bits, or
the Loopback bit. The host has write access to
the FIFO when the Loopback bit is inactive and
the transmit/receive modes are disabled or the
Transmit mode is enabled.
128-BYTE SCE FIFO
FIFO Timing & Controls
The FIFO requires interleaved access timing to
allow simultaneous FIFO data reads and data
FIFO
Multiplexer
128-byte
FIFO
Transmit
Loopback
SCE
Databus Multiplexer
16550A UART
ISA Bus
Loopback
Transmit
Function
0
0
FIFO In to SCE Rx
FIFO Out to Host Bus
0
1
FIFO In to Host Bus
FIFO Out to SCE Tx
1
X
FIFO In to SCE Rx
FIFO Out to SCE Tx
I/O & Interrupt
Control
FIGURE 36 - BUS INTERFACE I/O BLOCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com