AD4080BBCZ datasheet(90/95 Pages) AD

90 / 95 page

Data Sheet

AD4080

CONFIGURATION REGISTERS

analog.com

Rev. 0 | 90 of 95

General Configuration Register

Address: 0x1C, Reset: 0x00, Name: GENERAL_CONFIG

Figure 131. General Configuration Register

Table 55. Bit Descriptions for GENERAL_CONFIG

Bits

Bit Name

Description

Reset

Access

INT_EVENT_EN

Internal Event Detection Enable. ADC result or filtered data is only used for internal event detection after

this bit is set to 1.

0x0

R/W

0: Internal event detection is disabled.

1: Internal event detection is enabled.

HI_ROUTE

High Detection Route. Allows high detection status to be used for FIFO event detection, status register,

and alert function (via the GPIO).

0x0

R/W

0: Mask High Detection.

1: Route High Detection to Alert Pin, Status Register, and FIFO.

LO_ROUTE

Low Detection Route. Allows low detection status to be used for FIFO event detection, status register,

and alert function (via the GPIO).

0x0

R/W

0: Mask Low Detection.

1: Route Low Detection to Alert Pin, Status Register, and FIFO.

ADC_CNV_ERR_ROUTE

ADC Conversion Error Route. Allows ADC conversion error status to be routed to the status register and

alert function (via the GPIO).

0x0

R/W

0: Mask ADC Conversion Error.

1: Route ADC Conversion Error to Alert Pin and Status Register.

[3:2]

RESERVED

Reserved. Write 0b0 to these bits.

0x0

[1:0]

FIFO_MODE

Conversion Data FIFO Mode.

0x0

R/W

00: FIFO Disabled.

01: Immediate Trigger Mode.

10: Event Trigger Capture, Read Latest WATERMARK.

11: Event Trigger Capture Mode, Read All FIFO.

AD4080BBCZ Datasheet(PDF) 90 Page - Analog Devices

AD4080BBCZ Datasheet(HTML) 90 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL