Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD4080BBCZ Datasheet(PDF) 92 Page - Analog Devices

Part # AD4080BBCZ
Description  20-Bit, 40 MSPS, Differential SAR ADC
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD4080BBCZ Datasheet(HTML) 92 Page - Analog Devices

Back Button AD4080BBCZ Datasheet HTML 87Page - Analog Devices AD4080BBCZ Datasheet HTML 88Page - Analog Devices AD4080BBCZ Datasheet HTML 89Page - Analog Devices AD4080BBCZ Datasheet HTML 90Page - Analog Devices AD4080BBCZ Datasheet HTML 91Page - Analog Devices AD4080BBCZ Datasheet HTML 92Page - Analog Devices AD4080BBCZ Datasheet HTML 93Page - Analog Devices AD4080BBCZ Datasheet HTML 94Page - Analog Devices AD4080BBCZ Datasheet HTML 95Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 92 / 95 page
background image
Data Sheet
AD4080
CONFIGURATION REGISTERS
analog.com
Rev. 0 | 92 of 95
Event Detection High Threshold Configuration Register
Address: 0x21 and Address: 0x22, Reset: 0x0000, Name: EVENT_DETECTION_HI
Figure 134. Event Detection High Threshold Configuration Register
Table 58. Bit Descriptions for EVENT_DETECTION_HI
Bits
Bit Name
Description
Reset
Access
[15:12]
RESERVED
Reserved. Write 0b0000 to these bits.
0x0
R
[11:0]
HI_THRESHOLD
High Threshold Value. Twos complement data format where LSB = 1.46484 mV. 0x800 represents −2048 ×
LSB, and 0x7FF represents +2047 × LSB.
0x0
R/W
Event Detection Low Threshold Configuration Register
Address: 0x23 and Address: 0x24, Reset: 0x0000, Name: EVENT_DETECTION_LO
Figure 135. Event Detection Low Threshold Configuration Register
Table 59. Bit Descriptions for EVENT_DETECTION_LO
Bits
Bit Name
Description
Reset
Access
[15:12]
RESERVED
Reserved. Write 0b0000 to these bits.
0x0
R
[11:0]
LO_THRESHOLD
Low Threshold Value. Twos complement data format where LSB = 1.46484 mV. 0x800 represents −2048 ×
LSB, and 0x7FF represents +2047 × LSB.
0x0
R/W
Offset Correction Register
Address: 0x25 and Address: 0x26, Reset: 0x0000, Name: OFFSET
Figure 136. Offset Correction Register
Table 60. Bit Descriptions for OFFSET
Bits
Bit Name
Description
Reset
Access
[15:12]
RESERVED
Reserved. Write 0b0000 to this bit field.
0x0
R
[11:0]
OFFSET
Offset Correction Coefficient. Twos complement data format where LSB = 0.00572 mV. 0x800 represents −2048 ×
LSB, and 0x7FF represents +2047 × LSB.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com