Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18F6X2X Datasheet(PDF) 55 Page - Microchip Technology

Part # PIC18F6X2X
Description  64/80-Pin High Performance, 64-Kbyte Enhanced FLASH Microcontrollers with A/D
PDF  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F6X2X Datasheet(HTML) 55 Page - Microchip Technology

Back Button PIC18F6X2X Datasheet HTML 51Page - Microchip Technology PIC18F6X2X Datasheet HTML 52Page - Microchip Technology PIC18F6X2X Datasheet HTML 53Page - Microchip Technology PIC18F6X2X Datasheet HTML 54Page - Microchip Technology PIC18F6X2X Datasheet HTML 55Page - Microchip Technology PIC18F6X2X Datasheet HTML 56Page - Microchip Technology PIC18F6X2X Datasheet HTML 57Page - Microchip Technology PIC18F6X2X Datasheet HTML 58Page - Microchip Technology PIC18F6X2X Datasheet HTML 59Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 386 page
background image
 2003 Microchip Technology Inc.
Advance Information
DS39612A-page 53
PIC18F6X2X/8X2X
TABLE 4-3:
REGISTER FILE SUMMARY
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Details
on page:
TOSU
—
—
—
Top-of-Stack Upper Byte (TOS<20:16>)
---0 0000
34, 44
TOSH
Top-of-Stack High Byte (TOS<15:8>)
0000 0000
34, 44
TOSL
Top-of-Stack Low Byte (TOS<7:0>)
0000 0000
34, 44
STKPTR
STKFUL
STKUNF
—
Return Stack Pointer
00-0 0000
34, 45
PCLATU
—
—
bit 21
Holding Register for PC<20:16>
--10 0000
34, 46
PCLATH
Holding Register for PC<15:8>
0000 0000
34, 46
PCL
PC Low Byte (PC<7:0>)
0000 0000
34, 46
TBLPTRU
—
—bit 21(2)
Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)
--00 0000
34, 71
TBLPTRH
Program Memory Table Pointer High Byte (TBLPTR<15:8>)
0000 0000
34, 71
TBLPTRL
Program Memory Table Pointer Low Byte (TBLPTR<7:0>)
0000 0000
34, 71
TABLAT
Program Memory Table Latch
0000 0000
34, 71
PRODH
Product Register High Byte
xxxx xxxx
34, 87
PRODL
Product Register Low Byte
xxxx xxxx
34, 87
INTCON
GIE/GIEH
PEIE/GIEL
TMR0IE
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
0000 0000
34, 91
INTCON2
RBPU
INTEDG0
INTEDG1
INTEDG2
INTEDG3
TMR0IP
INT3IP
RBIP
1111 1111
34, 92
INTCON3
INT2IP
INT1IP
INT3IE
INT2IE
INT1IE
INT3IF
INT2IF
INT1IF
1100 0000
34, 93
INDF0
Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register)
n/a
58
POSTINC0
Uses contents of FSR0 to address data memory - value of FSR0 post-incremented
(not a physical register)
n/a
58
POSTDEC0 Uses contents of FSR0 to address data memory - value of FSR0 post-decremented
(not a physical register)
n/a
58
PREINC0
Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)
n/a
58
PLUSW0
Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented
(not a physical register) - value of FSR0 offset by value in WREG
n/a
58
FSR0H
—
—
—
—
Indirect Data Memory Address Pointer 0 High Byte
---- 0000
34, 58
FSR0L
Indirect Data Memory Address Pointer 0 Low Byte
xxxx xxxx
34, 58
WREG
Working Register
xxxx xxxx
34
INDF1
Uses contents of FSR1 to address data memory - value of FSR1 not changed (not a physical register)
n/a
58
POSTINC1
Uses contents of FSR1 to address data memory - value of FSR1 post-incremented
(not a physical register)
n/a
58
POSTDEC1 Uses contents of FSR1 to address data memory - value of FSR1 post-decremented
(not a physical register)
n/a
58
PREINC1
Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register)
n/a
58
PLUSW1
Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented
(not a physical register) - value of FSR1 offset by value in WREG
n/a
58
FSR1H
—
—
—
—
Indirect Data Memory Address Pointer 1 High Byte
---- 0000
35, 58
FSR1L
Indirect Data Memory Address Pointer 1 Low Byte
xxxx xxxx
35, 58
BSR
—
—
—
—
Bank Select Register
---- 0000
35, 57
INDF2
Uses contents of FSR2 to address data memory - value of FSR2 not changed (not a physical register)
n/a
58
POSTINC2
Uses contents of FSR2 to address data memory - value of FSR2 post-incremented
(not a physical register)
n/a
58
POSTDEC2 Uses contents of FSR2 to address data memory - value of FSR2 post-decremented
(not a physical register)
n/a
58
Legend:
x
= unknown, u = unchanged, - = unimplemented, q = value depends on condition
Note
1:
RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read ‘0’ in all other
Oscillator modes.
2:
Bit 21 of the TBLPTRU allows access to the device configuration bits.
3:
These registers are unused on PIC18F6X2X devices; always maintain these clear.
4:
RG5 is available only if MCLR function is disabled in configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com