Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC16F18323-E/RFQTP Datasheet(PDF) 115 Page - Microchip Technology

Part # PIC16F18323-E/RFQTP
Description  Full-Featured, Low Pin Count Microcontrollers with XLP
PDF  442 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F18323-E/RFQTP Datasheet(HTML) 115 Page - Microchip Technology

Back Button PIC16F18323-E/RFQTP Datasheet HTML 111Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 112Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 113Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 114Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 115Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 116Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 117Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 118Page - Microchip Technology PIC16F18323-E/RFQTP Datasheet HTML 119Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 442 page
background image
 2015 Microchip Technology Inc.
Preliminary
DS40001799A-page 115
PIC16(L)F18313/18323
10.4.5
NVMREG WRITE TO PROGRAM
FLASH MEMORY
Program memory is programmed using the following
steps:
1.
Load the address of the row to be programmed
into NVMADRH:NVMADRL.
2.
Load each write latch with data.
3.
Initiate a programming operation.
4.
Repeat steps 1 through 3 until all data is written.
Before writing to program memory, the word(s) to be
written must be erased or previously unwritten.
Program memory can only be erased one row at a time.
No automatic erase occurs upon the initiation of the
write.
Program memory can be written one or more words at
a time. The maximum number of words written at one
time is equal to the number of write latches. See
Figure 10-4 (row writes to program memory with 32
write latches) for more details.
The write latches are aligned to the Flash row address
boundary
defined
by
the
upper
10-bits
of
NVMADRH:NVMADRL,(NVMADRH<6:0>:NVMADRL<
7:5>) with the lower five bits of NVMADRL,
(NVMADRL<4:0>) determining the write latch being
loaded. Write operations do not cross these boundaries.
At the completion of a program memory write operation,
the data in the write latches is reset to contain 0x3FFF.
The following steps should be completed to load the
write latches and program a row of program memory.
These steps are divided into two parts. First, each write
latch
is
loaded
with
data
from
the
NVMDATH:NVMDATL using the unlock sequence with
LWLO = 1. When the last word to be loaded into the
write latch is ready, the LWLO bit is cleared and the
unlock
sequence
executed.
This
initiates
the
programming operation, writing all the latches into
Flash program memory.
1.
Set the WREN bit of the NVMCON1 register.
2.
Clear the NVMREGS bit of the NVMCON1
register.
3.
Set the LWLO bit of the NVMCON1 register.
When the LWLO bit of the NVMCON1 register is
‘1’, the write sequence will only load the write
latches and will not initiate the write to Flash
program memory.
4.
Load the NVMADRH:NVMADRL register pair
with the address of the location to be written.
5.
Load the NVMDATH:NVMDATL register pair
with the program memory data to be written.
6.
Execute the unlock sequence (Section 10.4.2
“NVM Unlock Sequence”
). The write latch is
now loaded.
7.
Increment the NVMADRH:NVMADRL register
pair to point to the next location.
8.
Repeat steps 5 through 7 until all but the last
write latch has been loaded.
9.
Clear the LWLO bit of the NVMCON1 register.
When the LWLO bit of the NVMCON1 register is
‘0’, the write sequence will initiate the write to
Flash program memory.
10. Load the NVMDATH:NVMDATL register pair
with the program memory data to be written.
11. Execute the unlock sequence (Section 10.4.2
“NVM Unlock Sequence”
). The entire program
memory latch content is now written to Flash
program memory.
An example of the complete write sequence is shown in
Example 10-4. The initial address is loaded into the
NVMADRH:NVMADRL register pair; the data is loaded
using indirect addressing.
Note:
The special unlock sequence is required
to load a write latch with data or initiate a
Flash programming operation. If the
unlock sequence is interrupted, writing to
the latches or program memory will not be
initiated.
Note:
The program memory write latches are
reset to the blank state (0x3FFF) at the
completion of every write or erase
operation. As a result, it is not necessary
to load all the program memory write
latches. Unloaded latches will remain in
the blank state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com