Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32WBA62CGF6 Datasheet(PDF) 159 Page - STMicroelectronics

Part # STM32WBA62CGF6
Description  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M33 with TrustZone , FPU, Bluetooth IEEE802.15.4 radio solution
PDF  185 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WBA62CGF6 Datasheet(HTML) 159 Page - STMicroelectronics

Back Button STM32WBA62CGF6 Datasheet HTML 155Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 156Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 157Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 158Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 159Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 160Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 161Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 162Page - STMicroelectronics STM32WBA62CGF6 Datasheet HTML 163Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 185 page
background image
DS14736 Rev 1
159/185
STM32WBA6xxx
Electrical characteristics
169
5.3.29
USART characteristics
Unless otherwise specified, the parameters given in Table 94 are derived under the ambient
temperature, fPCLKx frequency and VDD supply voltage conditions summarized in Table 30,
with the following configuration:
•
Output speed set to OSPEEDRy[1:0] = 10
•
Capacitive load CL = 30pF
•
Measurement points are done at 0.5 VDD
•
I/O compensation cell activated
•
Voltage scaling range 1
Refer to Section 4.2 for more details on the input/output alternate function characteristics
(NSS, CK, TX, RX for USART).
Table 94. USART characteristics(1)
Symbol Parameter
Conditions
Min
Typ
3.3 V
Max
Unit
fCK
USART
clock
frequency
Master mode, 1.71 V ≤ VDD ≤ 3.6 V
-
-
12.5
MHz
Slave receiver, 1.71 V ≤ VDD ≤ 3.6 V
-
-
33
Slave transmitter, 2.7 V ≤ VDD ≤ 3.6 V
-
-
32
Slave transmitter, 1.71 V ≤ VDD < 2.7 V
-
-
22.5
tsu(NSS)
NSS setup
time
Slave mode
tker(2) + 2
-
-
ns
th(NSS)
NSS hold
time
Slave mode
4
-
-
tw(CKH)
tw(CKL)
CK high and
low time
Master mode
(1/fCK) / 2 - 1
(1/fCK) / 2 (1/fCK) / 2 + 1
tsu(RX)
Data input
setup time
Master mode
24
-
-
Slave mode
2
-
-
th(RX)
Data input
hold time
Master mode
1
-
-
Slave mode
0
-
-
tv(TX)
Data output
valid time
Slave mode, 2.7 V ≤ VDD ≤ 3.6 V
-
13
15.5
Slave mode, 1.71 V ≤ VDD < 2.7 V
-
22
Master mode
-
1
-
th(TX)
Data output
hold time
Slave mode
10
-
-
Master mode
0
-
-
1. Evaluated by characterization, not tested in production, unless otherwise specified.
2. tker is the usart_ker_ck_pres clock period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com