Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

SH7713 Datasheet(PDF) 160 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 160 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 156Page - Renesas Technology Corp SH7713 Datasheet HTML 157Page - Renesas Technology Corp SH7713 Datasheet HTML 158Page - Renesas Technology Corp SH7713 Datasheet HTML 159Page - Renesas Technology Corp SH7713 Datasheet HTML 160Page - Renesas Technology Corp SH7713 Datasheet HTML 161Page - Renesas Technology Corp SH7713 Datasheet HTML 162Page - Renesas Technology Corp SH7713 Datasheet HTML 163Page - Renesas Technology Corp SH7713 Datasheet HTML 164Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 904 page
background image
Section 3 DSP Operating Unit
Rev.1.50 Aug. 30, 2006 Page 120 of 860
REJ09B0288-0150
IF
12
MOVX
MOVX
MOVX
MOVX & PADD
MOVX & PADD
MOVX & PADD
34
56
ID
EX
MA/DSP
PADD X0, Y0, A0
MOVX.W @(R4, R8), X0
MOVX.W @R4+, X0
Slot
Stage
Operation Sequence Example
Addressing
Addressing
Previous cycle result is used.
Figure 3.10 Operation Sequence Example
Every time an ALU arithmetic operation is executed, the DC, N, Z, V, and GT bits in DSR are
basically updated in accordance with the operation result. However, in case of a conditional
operation, they are not updated even though the specified condition is true and the operation is
executed. In case of an unconditional operation, they are always updated in accordance with the
operation result. The definition of a DC bit is selected by CS[2:0] (condition selection) bits in
DSR. The DC bit result is as follows:
Carry or Borrow Mode: CS[2:0] = 000: The DC bit indicates that carry or borrow is generated
from the most significant bit of the operation result, except the guard-bit parts. Some examples are
shown in figure 3.11. This mode is the default condition. When the input data is negative in a
PABS or PNEG instruction, carry is generated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com