Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPMCK16Z4MPV16 Datasheet(PDF) 249 Page - Freescale Semiconductor, Inc

Part # SPMCK16Z4MPV16
Description  M68HC16Z Series
PDF  500 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SPMCK16Z4MPV16 Datasheet(HTML) 249 Page - Freescale Semiconductor, Inc

Back Button SPMCK16Z4MPV16 Datasheet HTML 245Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 246Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 247Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 248Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 249Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 250Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 251Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 252Page - Freescale Semiconductor, Inc SPMCK16Z4MPV16 Datasheet HTML 253Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 249 / 500 page
background image
M68HC16 Z SERIES
MULTICHANNEL COMMUNICATION INTERFACE
USER’S MANUAL
10-9
10.3.4.1 CPHA = 0 Transfer Format
Figure 10-3 is a timing diagram of an 8-bit, MSB-first SPI transfer in which CPHA
equals zero. Two waveforms are shown for SCK: one for CPOL equal to zero and an-
other for CPOL equal to one. The diagram may be interpreted as a master or slave
timing diagram since the SCK, MISO and MOSI pins are directly connected between
the master and the slave. The MISO signal shown is the output from the slave and the
MOSI signal shown is the output from the master. The SS line is the chip-select input
to the slave.
Figure 10-3 CPHA = 0 SPI Transfer Format
For a master, writing to the SPDR initiates the transfer. For a slave, the falling edge of
SS indicates the start of a transfer. The SCK signal remains inactive for the first half
of the first SCK cycle. Data is latched on the first and each succeeding odd clock edge,
and the SPI shift register is left-shifted on the second and succeeding even clock edg-
es. SPIF is set at the end of the eighth SCK cycle.
When CPHA equals zero, the SS line must be negated and reasserted between each
successive serial byte. If the slave writes data to the SPI data register while SS is as-
serted (low), a write collision error results. To avoid this problem, the slave should read
bit three of PORTMCP, which indicates the state of the SS pin, before writing to the
SPDR again.
12345678
SCK CYCLE #
(FOR REFERENCE)
SCK (CPOL = 0)
SCK (CPOL = 1)
MOSI
(FROM MASTER)
MSB
654321
LSB
MSB
6
5
4
3
2
1
LSB
MISO
(FROM SLAVE)
SS (TO SLAVE)
CPHA = 0 SPI TRANSFER
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com