Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18LF4331 Datasheet(PDF) 280 Page - Microchip Technology

Part # PIC18LF4331
Description  28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18LF4331 Datasheet(HTML) 280 Page - Microchip Technology

Back Button PIC18LF4331 Datasheet HTML 276Page - Microchip Technology PIC18LF4331 Datasheet HTML 277Page - Microchip Technology PIC18LF4331 Datasheet HTML 278Page - Microchip Technology PIC18LF4331 Datasheet HTML 279Page - Microchip Technology PIC18LF4331 Datasheet HTML 280Page - Microchip Technology PIC18LF4331 Datasheet HTML 281Page - Microchip Technology PIC18LF4331 Datasheet HTML 282Page - Microchip Technology PIC18LF4331 Datasheet HTML 283Page - Microchip Technology PIC18LF4331 Datasheet HTML 284Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 280 / 392 page
background image
PIC18F2331/2431/4331/4431
DS39616D-page 280
 2010 Microchip Technology Inc.
23.5.1
PROGRAM MEMORY
CODE PROTECTION
The program memory may be read to, or written from,
any location using the table read and table write
instructions. The Device ID may be read with table
reads. The Configuration registers may be read and
written with the table read and table write instructions.
In normal execution mode, the CPn bits have no direct
effect. CPn bits inhibit external reads and writes. A block
of user memory may be protected from table writes if the
WRTn Configuration bit is ‘0’. The EBTRn bits control
table reads. For a block of user memory with the EBTRn
bit set to ‘0’, a table read instruction that executes from
within that block is allowed to read. A table read instruc-
tion that executes from a location outside of that block is
not allowed to read, and will result in reading ‘0’s.
Figures 23-6 through 23-8 illustrate table write and table
read protection.
FIGURE 23-6:
TABLE WRITE (WRTn) DISALLOWED
Note:
Code protection bits may only be written
to a ‘0’ from a ‘1’ state. It is not possible to
write a ‘1’ to a bit in the ‘0’ state. Code
protection bits are only set to ‘1’ by a full
chip erase or block erase function. The full
chip erase and block erase functions can
only be initiated via ICSP or an external
programmer.
000000h
0001FFh
000200h
0007FFh
000800h
000FFFh
001000h
0017FFh
001800h
001FFFh
WRTB, EBTRB = 11
WRT0, EBTR0 = 01
WRT1, EBTR1 = 11
WRT2, EBTR2 = 11
WRT3, EBTR3 = 11
TBLWT *
TBLPTR = 0002FFh
PC = 0007FEh
TBLWT *
PC = 0017FEh
Register Values
Program Memory
Configuration Bit Settings
Results:
All table writes are disabled to Blockn whenever WRTn = 0
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com