IMX53CEC datasheet(67/204 Pages) FREESCALE

67 / 204 page

Electrical Characteristics

i.MX53xD Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

Figure 30 and Table 43 show the data write timing parameters.

Figure 30. DDR SDRAM Data Write Cycle

Figure 31 and Table 44 show the data read timing parameters.

Table 43. DDR SDRAM Write Cycle 1 2 3

1 All timings are refer to Vref level cross point.

Reference load model is 25 ohm resistor from each of the DDR outputs to VDD_REF.

3 To receive the reported setup and hold values, write calibration should be performed in order to locate the DQS in the middle

of DQ window.

Parameter

Symbol

SDCLK = 400 MHz

Unit

Min

Max

DDR17

DQ and DQM setup time to DQS (differential strobe)

tDS

0.285

—

DDR18

DQ and DQM hold time to DQS (differential strobe)

tDH

0.285

—

DDR21

DQS latching rising transitions to associated clock edges

tDQSS

-0.25

+0.25

tCK

DDR22

DQS high level width

tDQSH

0.45

0.55

tCK

DDR23

DQS low level width

tDQSL

0.45

0.55

tCK

SDCLK

SDCLK_B

DQS (output)

DQ (output)

DQM (output)

Data

DDR17

DDR18

DDR21

DDR23

DDR22

IMX53CEC Datasheet(PDF) 67 Page - Freescale Semiconductor, Inc

IMX53CEC Datasheet(HTML) 67 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL