IMX53CEC datasheet(96/204 Pages) FREESCALE

96 / 204 page

i.MX53xD Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

Electrical Characteristics

4.7.8.7

Interface to a TV Encoder (TVDAC)

The interface has an 8-bit data bus, transferring a single 8-bit value (Y/U/V) in each cycle. The timing of

the interface is described in Figure 51.

NOTE

•

The frequency of the clock DISP_CLK is 27 MHz (within 10%)

•

The HSYNC, VSYNC signals are active low.

•

The DRDY signal is shown as active high.

•

The transition to the next row is marked by the negative edge of the

HSYNC signal. It remains low for a single clock cycle.

•

The transition to the next field/frame is marked by the negative edge of

the VSYNC signal. It remains low for at least one clock cycles.

—

At a transition to an odd field (of the next frame), the negative edges

of VSYNC and HSYNC coincide.

—

At a transition is to an even field (of the same frame), they do not

coincide.

•

The active intervals—during which data is transferred—are marked by

the HSYNC signal being high.

2 Display interface clock down time

3 Display interface clock up time where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

Tdicd

---T

diclk

ceil

DISP_CLK_DOWN

DI_CLK_PERIOD

-----------------------------------------------------------

⎝⎠

⎛⎞

Tdicu

---T

diclk

ceil

DISP_CLK_UP

DI_CLK_PERIOD

------------------------------------------------

⎝⎠

⎛⎞

IMX53CEC Datasheet(PDF) 96 Page - Freescale Semiconductor, Inc

IMX53CEC Datasheet(HTML) 96 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL