Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8983GEFL/V Datasheet(PDF) 86 Page - Wolfson Microelectronics plc

Part # WM8983GEFL/V
Description  Mobile Multimedia CODEC with 1W Speaker Driver
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8983GEFL/V Datasheet(HTML) 86 Page - Wolfson Microelectronics plc

Back Button WM8983GEFL/V Datasheet HTML 82Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 83Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 84Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 85Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 86Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 87Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 88Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 89Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 90Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 124 page
background image
WM8983
Production Data
w
PD, Rev 4.3, May 2010
86
AUDIO SAMPLE RATES
The WM8983 filter characteristics for the ADCs and the DACs are set using the SR register bits;
these bits do not change the rate of the audio interface output clocks in Master mode. The cut-offs for
the digital filters and the ALC attack/decay times stated are determined using these values and
assume a 256fs master clock rate.
If a sample rate is required which is not explicitly supported by the SR register settings, then the
closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack,
decay and hold times will scale appropriately.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7
Additional
Control
3:1
SR
000
Approximate sample rate (configures the
coefficients for the internal digital filters):
000 = 48kHz
001 = 32kHz
010 = 24kHz
011 = 16kHz
100 = 12kHz
101 = 8kHz
110-111 = reserved
Table 57 Sample Rate Control
MASTER CLOCK AND PHASE LOCKED LOOP (PLL)
The WM8983 has an on-chip phase-locked loop (PLL) circuit that can be used to:
Generate master clocks for the WM8983 audio functions from another external clock, e.g. in
telecoms applications.
Generate and output (on pin CSB/GPIO1) a clock for another part of the system that is derived from
an existing audio master clock.
Figure 49 shows the PLL and internal clocking on the WM8983.
The PLL can be enabled or disabled by the PLLEN register bit.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1
Power
management 1
5
PLLEN
0
PLL enable
0 = PLL off
1 = PLL on
Table 58 PLLEN Control Bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com