| Electronic Components Datasheet Search |
|
PIC18LC658T-E/CL Datasheet(PDF) 70 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18LC658T-E/CL Datasheet(HTML) 70 Page - Microchip Technology |
|
70 / 366 page ![]() PIC18CXX8 DS30475A-page 70 Advanced Information 2000 Microchip Technology Inc. 5.2.3 LONG WRITE INTERRUPTS The long write must be terminated by a RESET or any interrupt. The interrupt source must have its interrupt enable bit set. When the source sets its interrupt flag, program- ming will terminate. This will occur regardless of the settings of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit. Depending on the states of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit, program execution can either be vectored to the high or low priority Inter- rupt Service Routine (ISR), or continue execution from where programming commenced. In either case, the interrupt flag will not be cleared when programming is terminated and will need to be cleared by the software. 5.3 Unexpected Termination of Write Operations If a write is terminated by an unplanned event such as loss of power, an unexpected RESET, or an interrupt that was not disabled, the memory location just pro- grammed should be verified and reprogrammed if needed. TABLE 5-2: SLEEP MODE, INTERRUPT ENABLE BITS AND INTERRUPT RESULTS GIE/ GIEH PIE/ GIEL Priority Interrupt Enable Interrupt Flag Action XX X 0 (default) X Long write continues even if interrupt flag becomes set during SLEEP. X X X 1 0 Long write continues, will wake when the interrupt flag is set. 0 (default) 0 (default) X 1 1 Terminates long write, executes next instruction. Interrupt flag not cleared. 0 (default) 11 high priority (default) 1 1 Terminates long write, executes next instruction. Interrupt flag not cleared. 10 (default) 0 low 1 1 Terminates long write, executes next instruction. Interrupt flag not cleared. 0 (default) 10 low 1 1 Terminates long write, branches to low priority interrupt vector. Interrupt flag can be cleared by ISR. 10 (default) 1 high priority (default) 1 1 Terminates long write, branches to high priority interrupt vector. Interrupt flag can be cleared by ISR. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |