PIC18LC658T-ESLASHCL datasheet(89/366 Pages) MICROCHIP

89 / 366 page

 2000 Microchip Technology Inc.

Advanced Information

DS30475A-page 89

PIC18CXX8

8.0

I/O PORTS

Depending on the device selected, there are up to

eleven ports available. Some pins of the I/O ports are

multiplexed with an alternate function from the periph-

eral features on the device. In general, when a periph-

eral is enabled, that pin may not be used as a general

purpose I/O pin.

Each port has three registers for its operation. These

registers are:

• TRIS register (Data Direction register)

• PORT register (reads the levels on the pins of the

device)

• LAT register (output latch)

The

data

latch

(LAT

useful

for

read-modify-write operations on the value that the I/O

pins are driving.

8.1

PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide, bi-directional port. The corre-

sponding Data Direction register is TRISA. Setting a

TRISA bit (=1) will make the corresponding PORTA pin

an input (i.e., put the corresponding output driver in a

hi-impedance mode). Clearing a TRISA bit (=0) will

make the corresponding PORTA pin an output (i.e., put

the contents of the output latch on the selected pin).

On a Power-on Reset, these pins are configured as

inputs and read as '0'.

Reading the PORTA register reads the status of the

pins, whereas writing to it will write to the port latch.

Read-modify-write operations on the LATA register,

reads and writes the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module

clock input to become the RA4/T0CKI pin. The

RA4/T0CKI pin is a Schmitt Trigger input and an open

drain output. All other RA port pins have TTL input lev-

els and full CMOS output drivers.

The other PORTA pins are multiplexed with analog

inputs and the analog VREF+ and VREF- inputs. The

operation of each pin is selected by clearing/setting the

control bits in the ADCON1 register (A/D Control

Register1). On a Power-on Reset, these pins are con-

figured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA

pins, even when they are being used as analog inputs.

The user must ensure the bits in the TRISA register are

maintained set when using them as analog inputs.

EXAMPLE 8-1:

INITIALIZING PORTA

FIGURE 8-1:

RA3:RA0 AND RA5 PINS

BLOCK DIAGRAM

CLRF

PORTA

; Initialize PORTA by

; clearing output

; data latches

CLRF

LATA

; Alternate method

; to clear output

; data latches

MOVLW

0x07

; Configure A/D

MOVWF

ADCON1

; for digital inputs

MOVLW

0xCF

; Value used to

; initialize data

; direction

MOVWF

TRISA

; Set RA3:RA0 as inputs

; RA5:RA4 as outputs

Data

Bus

WR LATA

WR TRISA

Data Latch

TRIS Latch

RD TRISA

RD PORTA

VSS

VDD

I/O Pin(1)

Note 1:

I/O pins have diode protection to VDD and VSS.

Analog

Input

Mode

TTL

Input

Buffer

To A/D Converter and LVD Modules

RD LATA

WR PORTA

SS Input (RA5 only)

PIC18LC658T-E/CL Datasheet(PDF) 89 Page - Microchip Technology

PIC18LC658T-E/CL Datasheet(HTML) 89 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL