Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18LC658T-E/CL Datasheet(PDF) 109 Page - Microchip Technology

Part # PIC18LC658T-E/CL
Description  High-Performance Microcontrollers with CAN Module
PDF  366 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18LC658T-E/CL Datasheet(HTML) 109 Page - Microchip Technology

Back Button PIC18LC658T-E/CL Datasheet HTML 105Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 106Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 107Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 108Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 109Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 110Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 111Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 112Page - Microchip Technology PIC18LC658T-E/CL Datasheet HTML 113Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 366 page
background image
 2000 Microchip Technology Inc.
Advanced Information
DS30475A-page 109
PIC18CXX8
9.0
PARALLEL SLAVE PORT
The Parallel Slave Port is an 8-bit parallel interface for
transferring data between the PIC18CXX8 device and
an external device.
PORTD operates as an 8-bit wide Parallel Slave Port,
or microprocessor port when control bit PSPMODE
(PSPCON register) is set. In Slave mode, it is asyn-
chronously readable and writable by the external world
through RD control input pin RE0/RD and WR control
input pin RE1/WR.
It can directly interface to an 8-bit microprocessor data
bus. The external microprocessor can read or write the
PORTD latch as an 8-bit latch. Setting bit PSPMODE
enables port pin RE0/RD to be the RD input, RE1/WR
to be the WR input and RE2/CS to be the CS (chip
select) input. For this functionality, the corresponding
data direction bits of the TRISE register (TRISE<2:0>)
must be configured as inputs (set).
A write to the PSP occurs when both the CS and WR
lines are first detected low. A read from the PSP occurs
when both the CS and RD lines are first detected low.
The PORTE I/O pins become control inputs for the
microprocessor port when bit PSPMODE (PSPCON
Register) is set. In this mode, the user must make sure
that the TRISE<2:0> bits are set (pins are configured
as digital inputs). In this mode, the input buffers are
TTL.
FIGURE 9-1:
PORTD AND PORTE BLOCK
DIAGRAM
(PARALLEL SLAVE PORT)
Data Bus
WR LATD
RDx Pin
Q
D
CK
EN
QD
EN
RD PORTD
One bit of PORTD
Set Interrupt Flag
PSPIF (PIR1<7>)
Read
Chip Select
Write
RD
CS
WR
TTL
TTL
TTL
TTL
or
WR PORTD
RD LATD
Data Latch
Note:
I/O pins have diode protection to VDD and VSS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com