PEB2256HT datasheet(32/490 Pages) INFINEON

32 / 490 page

FALC56 V1.2

PEB 2256

Pin Descriptions

Data Sheet

2002-08-27

•

Table 2

Pin Definitions - Line Interface

No.

Ball

No.

Symbol

Input (I)

Output (O)

Supply (S)

Function

Line Interface Receive

RL1

I (analog)

Line Receiver 1

Analog input from the external transformer.

Selected if LIM1.DRS is cleared.

RDIP

Receive Data Input Positive

Digital input for received dual-rail PCM(+) route

signal which is latched with the internally

recovered receive route clock. An internal

DPLL extracts the receive route clock from the

incoming data pulses. The duty cycle of the

received signal has to be close to 50%.

The dual-rail mode is selected if LIM1.DRS

and FMR0.RC1 are set. Input polarity is

selected by bit RC0.RDIS (after reset: active

low), line coding is selected by FMR0.RC(1:0).

ROID

Receive Optical Interface Data

Unipolar data received from a fiber-optical

interface with 2048 kbit/s (E1) or 1544 kbit/s

(T1/J1). Latching of data is done with the falling

edge of RCLKI. Input polarity is selected by bit

RC0.RDIS.

The single-rail mode is selected if LIM1.DRS is

set and FMR0.RC1 is cleared.

If CMI coding is selected

(FMR0.RC(1:0) = 01), an internal DPLL

recovers clock an data; no clock signal on

RCLKI is required.

PEB2256HT Datasheet(PDF) 32 Page - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 32 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL