PEB2256HT datasheet(45/490 Pages) INFINEON

45 / 490 page

FALC56 V1.2

PEB 2256

Pin Descriptions

Data Sheet

2002-08-27

XPA

XPB

XPC

XPD

I + PU

Synchronous Pulse Transmit (SYPX)

PC(1:4).XPC(3:0) = 0000

Together with the values of registers XC(0:1)

this signal defines the beginning of time slot 0

at system highway port XDI .

The pulse cycle is an integer multiple of

125

µs.

SYPX must not be used in parallel with XMFS.

I + PU

Transmit Multiframe Synchronization

(XMFS)

PC(1:4).XPC(3:0) = 0001

This port defines the frame and multiframe

begin on the transmit system interface ports

XDI and XSIG.

Depending on PC5.CXMFS the signal on

XMFS is active high or low.

XMFS must not be used in parallel with SYPX.

Note: A new multiframe position has settled at

least one multiframe after pulse XMFS

has been supplied.

I + PU

Transmit Signaling Data (XSIG)

PC(1:4).XPC(3:0) = 0010

Input for transmit signaling data received from

the signaling highway. Optionally,

(SIC3.TTRF = 1), sampling of XSIG data is

controlled by the active high XSIGM marker. At

higher data rates sampling of data is defined by

bits SIC2.SICS(2:0).

Table 4

Pin Definitions - System Interface (cont’d)

No.

Ball

No.

Symbol

Input (I)

Output (O)

Supply (S)

Function

PEB2256HT Datasheet(PDF) 45 Page - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 45 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL