PEB2256HT datasheet(88/490 Pages) INFINEON

88 / 490 page

FALC56 V1.2

PEB 2256

Functional Description E1

Data Sheet

2002-08-27

a6-Bit Error Indication Counters

The S

a6-bit error indication counter CRC2L/H (16 bits) counts the received Sa6-bit

sequence 0001 or 0011 in every CRC submultiframe. In the primary rate access digital

section this counter option gives information about CRC errors reported from the TE by

the S

a6 bit. Incrementing is only possible in the multiframe synchronous state. The Sa6-

bit error indication counter CRC3L/H (16 bits) counts the received S

a6-bit sequence

0010 or 0011 in every CRC submultiframe. In the primary rate access digital section this

counter option gives information about CRC errors detected at T-reference point and

reporting them by the S

a6-bit.

Incrementing is only possible in the multiframe

synchronous state.

4.2.3.8

E-Bit Access (E1)

Due to signaling requirements, the E-bits of frame 13 and frame 15 of the CRC

multiframe can be used to indicate received errored submultiframes:

Submultiframe I statusE-bit located in frame 13

Submultiframe II statusE-bit located in frame 15

no CRC error: E = 1; CRC error:E = 0

Standard Procedure

After reading the submultiframe error indication RSP.SI1 and RSP.SI2, the

microprocessor has to update the contents of register XSP (XS13, XS15). Access to

these registers has to be synchronized on transmit or receive multiframe begin interrupts

(ISR0.RMB or ISR1.XMB).

Automatic Mode

In the multiframe synchronous state the E-bits are processed according to ITU-T G.704

independently of bit XSP.EBP (E-bit polarity selection).

By setting bit XSP.AXS status information of received submultiframes is automatically

inserted in the E-bit position of the outgoing CRC multiframe without any further

interventions of the microprocessor.

In the doubleframe and multiframe asynchronous state the E-bits are set or cleared,

depending on the setting of bit XSP.EBP.

Submultiframe Error Indication Counter

The EBC (E-Bit) counter EBCL/H (16 bits) counts zeros in the E-bit position of frame 13

and 15 of every received CRC multiframe. This counter option gives information about

the outgoing transmit PCM line if the E-bits are used by the remote end for submultiframe

error indication. Incrementing is only possible in the multiframe synchronous state.

PEB2256HT Datasheet(PDF) 88 Page - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 88 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL