Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

BLUENRG-2 Datasheet(PDF) 129 Page - STMicroelectronics

Part # BLUENRG-2
Description  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 Datasheet(HTML) 129 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 125Page - STMicroelectronics BLUENRG-2 Datasheet HTML 126Page - STMicroelectronics BLUENRG-2 Datasheet HTML 127Page - STMicroelectronics BLUENRG-2 Datasheet HTML 128Page - STMicroelectronics BLUENRG-2 Datasheet HTML 129Page - STMicroelectronics BLUENRG-2 Datasheet HTML 130Page - STMicroelectronics BLUENRG-2 Datasheet HTML 131Page - STMicroelectronics BLUENRG-2 Datasheet HTML 132Page - STMicroelectronics BLUENRG-2 Datasheet HTML 133Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 190 page
background image
BlueNRG-2
Functional details
DocID030675 Rev 2
129/190
Timer/Counter 2 (TnCNT2) counts down at the rate of the selected clock. Upon every
underflow of TnCNT2, the value contained in the TnCRB register is loaded into TnCNT2
and counting proceeds downward from that value. In addition, the TnDPND interrupt-
pending flag is set and a timer interrupt 2 is generated if the TnDIEN bit is set.
3.13.2.5
MFT mode 4: input-capture plus timer mode
This Mode4 is combination of Mode3 and Mode2.
The Timer/Counter1 can be used:
As a system counter: to count down at the rate of the selected clock.
To generate a 50% duty-cycle clock signal on TnA pin connected to the PWMx pin of
the device (TnCNT1 reloaded by TnCRB on underflow).
The Timer/Counter2 can be used:
As a system counter: to count down at the rate of the selected clock.
A transition on input pad connected to TnB pin of the MFT generates a transfer of
TnCNT2 register value in TnCRB register.
The device input pad selection is done using MFTX_IOSEL register
The transition edge to capture has to be defined in TnBEDG bit of the TnMCTRL register.
The TnB input can be configured to perform a counter pReset to 0xFFFF upon reception of
a valid capture event using TnBEN bit in TnMCTRL register.
In figure below the block diagram related to the MFT mode 4.
Figure 20: MFT mode 4 block diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com