 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DSP56857 Datasheet(PDF) 113 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 Datasheet(HTML) 113 Page - Freescale Semiconductor, Inc |
|
|
113 / 662 page  Block Diagram System Integration Module (SIM), Rev. 4 Freescale Semiconductor 4-5 Figure 4-1. System Integration Module Power Modes: Run, Wait, Pre-Stop, Stop *Cont SYS_CLK_IN is a synthesized clock tree fed by the CLK_SYS Cont output of SIM Power Mode Control P/D RAM Disable Software Control Reg 1 Software Control Reg 2 SIM Control Register Bus Interface IPBus Modes A, B, C Stop/Wait Disable IPBus Slow Write Clock Generator Master CLK Scan CLK IPBB Hold Off DRAM Hold Off Core Stall CLKOUT Disable NCLK Enable Pipelined Sys Clks Other Sys Clks 56800E Clks Periph Bus Clk Periph Bus Phase Hold Off Cont Sys Clk* Internal Clk POR Disable Reset SW Reset Pin Reset POR Reset COP Bscan Enable Reset Generator Reset POR Reset Reset Core Reset Reset TOD Cont Sys Clk In Cont Sys Clk In OSC_LOPWR PLL Shutdown P5STOP P5WAIT Int Pending JTDEBREQ/DE OMR6_SD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
