| Electronic Components Datasheet Search |
|
MCP48CMB02 Datasheet(PDF) 51 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP48CMB02 Datasheet(HTML) 51 Page - Microchip Technology |
|
51 / 106 page ![]() 2019 Microchip Technology Inc. DS20006160A-page 51 MCP48CXBXX Register 4-4 shows the format of the Gain Control and System Status register. Each DAC has one bit to control the gain of the DAC and two Status bits. REGISTER 4-4: GAIN CONTROL AND SYSTEM STATUS REGISTER (0Ah) (VOLATILE) U-0 U-0 U-0 U-0 U-0 U-0 R/W-n R/W-n R/C-1 R U-0 U-0 U-0 U-0 U-0 U-0 Single —— —— —— —(1) G0 POR MTPMA — — —— —— Dual — — — — — — G1 G0 POR MTPMA — — — — — — bit 15 bit 0 Legend: R = Readable bit W = Writable bit C = Clearable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown = Single-channel device = Dual-channel device Single Dual bit 15-9 bit 15-10 Unimplemented: Read as ‘0’ — bit 9 G1: DAC1 Output Driver Gain control bits 1 = 2x Gain. Not applicable when VDD is used as VRL (2) 0 = 1x Gain bit 8 bit 8 G0: DAC0 Output Driver Gain control bits 1 = 2x Gain. Not applicable when VDD is used as VRL (2) 0 = 1x Gain bit 7 bit 7 POR: Power-on Reset (Brown-out Reset) Status bit This bit indicates if a POR or BOR event has occurred since the last Read command of this register. Reading this register clears the state of the POR Status bit. 1 = A POR (BOR) event occurred since the last read of this register. Reading this register clears this bit. 0 = A POR (BOR) event has not occurred since the last read of this register. bit 6 bit 6 MTPMA: MTP Memory Access Status bit(3) This bit indicates if the MTP Memory Access is occurring. 1 = An MTP Memory Access is currently occurring (during the POR MTP read cycle or an MTP write cycle is occurring). Only serial commands addressing the volatile memory are allowed. 0 = An MTP memory Access is NOT currently occurring bit 5-0 bit 5-0 Unimplemented: Read as ‘0’ Note 1: Unimplemented bit, read as ‘0’. 2: The DAC’s Gain bit is ignored, and the gain is forced to 1X (GX = “0”) when the DAC Voltage Reference is selected as VDD (VRxB:VRxA = “00”). 3: For devices configured as volatile memory, this bit is read as ‘0’. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |