MCP48CMB02 datasheet(76/106 Pages) MICROCHIP

76 / 106 page

MCP48CXBXX

DS20006160A-page 76

 2019 Microchip Technology Inc.

8.1.2

LAYOUT CONSIDERATIONS

Several layout considerations may be applicable to

your application. These may include:

• Noise

• PCB Area Requirements

8.1.2.1

Noise

Inductively-coupled AC transients and digital switching

noise can degrade the input and output signal integrity,

potentially masking the MCP48CXBXX’s performance.

Careful board layout minimizes these effects and

increases the Signal-to-Noise Ratio (SNR). Multilayer

boards utilizing a low-inductance ground plane,

isolated inputs, isolated outputs and proper decoupling

are critical to achieving the performance that the silicon

capable

providing.

Particularly

harsh

environments may require shielding of critical signals.

Separate digital and analog ground planes are

recommended. In this case, the VSS pin and the ground

pins of the VDD capacitors must be terminated to the

analog ground plane.

8.1.2.2

PCB Area Requirements

In some applications, PCB area is a criteria for device

selection. Table 8-1 shows the typical package

dimensions and area for the different package options.

Note:

Breadboards and wire-wrapped boards

are not recommended.

TABLE 8-1:

PACKAGE FOOTPRINT(1)

Package

Package Footprint

Type

Code

Dimensions

(mm)

Area (mm2)

Length Width

10 MSOP

3.00

4.90

14.70

10 DFN

3.00

9.00

16 QFN

3.00

9.00

Note 1: Does not include recommended land

pattern dimensions. Dimensions are

typical values.

MCP48CMB02 Datasheet(PDF) 76 Page - Microchip Technology

MCP48CMB02 Datasheet(HTML) 76 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL