MCP48CMB02 datasheet(69/106 Pages) MICROCHIP

69 / 106 page

 2019 Microchip Technology Inc.

DS20006160A-page 69

MCP48CXBXX

7.0

DEVICE COMMANDS

The MCP48CXBXX’s SPI command format supports

32 memory address locations and two commands.

The command may have two modes. These are:

• Normal Serial Commands

• MTP Programming (HV) Serial Commands

Normal serial commands are those where the HVC pin

is driven to either VIH or VIL. With High-Voltage Serial

commands, the HVC pin is driven to 7.5V. These

commands are shown in Table 7-1.

Table 7-2 shows an overview of all the SPI commands

and their interaction with other device features.

The 24-bit commands (Read Command and Write

Command) contain a Command Byte and a Data

Word. The Command Byte contains one reserved bit,

see Figure 7-1.

TABLE 7-1:

COMMAND BITS OVERVIEW

FIGURE 7-1:

24-bit SPI Command Format.

Bit States

C1:C0

Command

# of

Bits

Normal or HV

Read Data

24-Bits Normal only(1)

Write Data

24-Bits

Both

Reserved

—

Reserved

—

Note 1: Reading from the NV memory locations

will return the shadow RAM value of the

NV memory, not the NV memory contents.

Once a write cycle starts, no other com-

mands accessing NV memory locations

are allowed.

Command Byte

Data Word (2 bytes)

Legend:

Memory Address

Command Bits

Data Bits

X Reserved

TABLE 7-2:

SPI COMMANDS - NUMBER OF CLOCKS

Command

# of Bit

Clocks(2)

Data Update Rate

(8-bit/10-bit/12-bit)

(Data Words/Second)

Comments

Operation

Code

Mode (1)

C1 C0

(4,7)

1MHz

10 MHz

50 MHz

Write Command(3,6)

Single

41,666

416,666

2,083,333

Continuous

24 * n

41,666

416,666

2,083,333 For 10 data words

Read Command(5)

Random

41,666

416,666

2,083,333

Continuous

24 * n

41,666

416,666

2,083,333 For 10 data words

Note 1:

Nonvolatile registers can only use the Single mode.

2: “n” indicates the number of times the command operation is to be repeated.

3: The registers are updated after the 24th clock bit or after the CS rising, depending on mode.

4: If the state of the HVC pin is VIHH, then the command is ignored, but a Command Error condition (CMDERR)

will NOT be generated.

5: This command is useful to determine when an MTP programming cycle has completed.

6: This command can be either normal voltage or high voltage.

7: The MTP write cycle starts after the CS rising edge. A High-Voltage command requires the HVC pin to be at

VIHH for the entire command, until the completion of the MTP write cycle.

MCP48CMB02 Datasheet(PDF) 69 Page - Microchip Technology

MCP48CMB02 Datasheet(HTML) 69 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL