Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

28HS01GTAM03 Datasheet(PDF) 126 Page - Infineon Technologies AG

Part # 28HS01GTAM03
Description  S256Mb/512Mb/1Gb SEMPER??Flash Octal interface, 1.8V/3.0V
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

28HS01GTAM03 Datasheet(HTML) 126 Page - Infineon Technologies AG

Back Button 28HS01GTAM03 Datasheet HTML 122Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 123Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 124Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 125Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 126Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 127Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 128Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 129Page - Infineon Technologies AG 28HS01GTAM03 Datasheet HTML 130Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 138 page
background image
Datasheet
126 of 138
002-18216 Rev. *W
2022-01-18
256Mb/512Mb/1Gb SEMPER™ Flash
Octal interface, 1.8V/3.0V
Device identification
1C4h
Status, Control and
Configuration Register
Map DWORD-23
71h
Bits 7:0 = Command used for write access = 71h
1C5h
65h
Bits 15:8 = Command used for read access = 65h
1C6h
06h
Address of register where DTR Octal Mode Enable nonvolatile bit is located = 06h
(Configuration Reg - 5 nonvolatile)
1C7h
91h
Bit 31 = DTR Octal Mode Enable nonvolatile bit supported = 1b
Bits 30 = DTR Octal Mode Enable nonvolatile bit polarity positive (DSTR Octal Mode
Enable = 1 indicates DTR Octal Mode is enabled) = 0b
Bit 29 = No OTP Bit = 0b
Bits 28 = Bit is set/cleared by commands using address = 1b
Bit 27 = Not supported = 0b
Bits 26:24 = Bit location of DTR Octal Mode Enable bit in register = bit [1] = 001b
1C8h
Status, Control and
Configuration Register
Map DWORD-24
00h
Not Supported
1C9h
00h
1CAh
FFh
1CBh
00h
1CCh
Status, Control and
Configuration Register
Map DWORD-25
00h
Not Supported
1CDh
00h
1CEh
FFh
1CFh
00h
1D0h
Status, Control and
Configuration Register
Map DWORD-26
71h
Bits 7:0 = Command used for write access = 71h
1D1h
65h
Bits 15:8 = Command used for read access = 65h
1D2h
05h
Address of register where Output Driver Strength volatile bits are located = 800005h
(Configuration Reg - 4 Volatile)
1D3h
D5h
Bits 31: 30 = Number of physical bits used to set Output Driver Strength = 3 bits = 11b
Bit 29 = Reserved = 0b
Bits 28 = Bit is set/cleared by commands using address = 1b
Bit 27 = Not Supported = 0b
Bits 26:24 = Bit location of Least Significant Output Driver Strength bit in register = bit
[5] = 101b
1D4h
Status, Control and
Configuration Register
Map DWORD-27
71h
Bits 7:0 = Command used for write access = 71h
1D5h
65h
Bits 15:8 = Command used for read access = 65h
1D6h
05h
Address of register where Output Driver Strength nonvolatile bits are located = 05h
(Configuration Reg - 4 non- volatile)
1D7h
D5h
Bits 31: 30 = Number of physical bits used to set Output Driver Strength = 3 bits = 11b
Bit 29 = Reserved = 0b
Bits 28 = Bit is set/cleared by commands using address = 1b
Bit 27 = Not Supported = 0b
Bits 26:24 = Bit location of Least Significant Output Driver Strength bit in register = bit
[5] = 101b
1D8h
Status, Control and
Configuration Register
Map DWORD-28
00h
Bit 7:0 = Reserved = 00h
1D9h
00h
Bit 15:8 = Reserved = 00h
1DAh
A0h
Bits 31:29 = Bit pattern to support Driver type 0 = 45 Ohms = 000b
Bits 28:26 = Bit pattern to support Driver type 1 = 30 Ohm = 101b
Bits 25:23 = Bit pattern to support Driver type 2 = 60 Ohm = 011b
Bits 22:20 = Bit pattern to support Driver type 3 = 90 Ohm = 010b
Bits 19:17 = Bit pattern to support Driver type 4 = Not supported = 000b
Bit 16 = Reserved = 0b
1DBh
15h
1DCh
Command Sequences
to Change to Octal DDR
(8D-8D-8D) mode
DWORD -1
00h
Bits 7:0 = Byte 3 of first command sequence
1DDh
00h
Bits 15:8 = Byte 2 of first command sequence
1DEh
06h
Bits 23:16 = Byte 1 of first command sequence
1DFh
01h
Bits 31:24 = Length of first command sequence = 1 byte
1E0h
Command Sequences
to Change to Octal DDR
(8D-8D-8D) mode
DWORD -2
00h
Bits 7:0 = Byte 7 of first command sequence
1E1h
00h
Bits 15:8 = Byte 6 of first command sequence
1E2h
00h
Bits 23:16 = Byte 5 of first command sequence
1E3h
00h
Bits 31:24 = Byte 4 of first command sequence
Table 87
JEDEC SFDP Rev D parameter table (Continued)
SFDP byte address
SFDP DWORD name
Data
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com