| Electronic Components Datasheet Search |
|
COM90C66 Datasheet(PDF) 36 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
COM90C66 Datasheet(HTML) 36 Page - SMSC Corporation |
|
36 / 76 page ![]() 36 FIGURE 10 - INTERNAL RESET SEQUENCE Hardware or Software Reset Internal POR nMEMR, nMEMW, nIOR, nIOW Microsequencer POR Internal Reset 102.4 uS or 256 bit clocks 12 uS Cycles Enabled 1 2 3 1 During this time, the microsequencer is being reset and the transmitter portion of the device is disabled. During this time, the nTOPH, nTOPL, nPROM, nIOCS16, and nMEMCS16 signals are a a logic "1"; the INTR signal is a logic "0"; the data bus is in the high impedance state; and the IOCHRDY signal is in normal operation. The 2nd cycle should be issued after the 12uS. 2 During this time, the microsequencer writes D1H to address 00H, and the Node 3 ID number to 01H. The transmitter portion of the device is enabled. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |