Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CLRC63201T/0FE Datasheet(PDF) 146 Page - NXP Semiconductors

Part # CLRC63201T/0FE
Description  Multiple Protocol Contactless Reader IC
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

CLRC63201T/0FE Datasheet(HTML) 146 Page - NXP Semiconductors

Back Button CLRC63201T/0FE Datasheet HTML 142Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 143Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 144Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 145Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 146Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 147Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 148Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 149Page - NXP Semiconductors CLRC63201T/0FE Datasheet HTML 150Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 163 page
background image
Philips Semiconductors
Product Specification Rev. 3.0; May 2003
Multiple Protocol Contactless Reader IC
CL RC632
146
Confidential
21.4 Digital Test-Signals
Digital test signals may be routed to pin MFOUT by setting bit SignalToMFOUT to 1. A digital test signal may
be selected via the register bits TestDigiSignalSel in Register TestDigiSelect.
The signals selected by a certain TestDigiSignalSel setting is shown in the table below:
TestDigiSignalSel
Signal Name
Description
F4hex
s_data
Data received from the card.
E4hex
s_valid
Shows with 1, that the signals s_data and s_coll are valid.
D4hex
s_coll
Shows with 1, that a collision has been detected in the current bit.
C4hex
s_clock
Internal serial clock: during transmission, this is the coder-clock and during
reception this is the receiver clock.
B5hex
rd_sync
Internal synchronised read signal (derived from the parallel µ-Processor
interface).
A5hex
wr_sync
Internal synchronised write signal (derived from the parallel µ-Processor
interface).
96hex
int_clock
Internal 13.56 MHz clock.
83hex
BPSK_out
BPSK signal output
E2hex
BPSK_sig
BPSK signal’s amplitude detected
00hex
no test signal
output as defined by MFOUTSelect are routed to pin MFOUT.
Table 21-3: Digital Test Signal Selection
If no test signals are used, the value for the TestDigiSelect-Register shall be 00hex.
Note: All other values of TestDigiSignalSel are for production test purposes only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com