UCS1002-3 datasheet(38/114 Pages) MICROCHIP

38 / 114 page

UCS1002-3

DS20006852A-page 38

 2023 Microchip Technology Inc. and its subsidiaries

7.5

Fault Handling Mechanism

The UCS1002-3 has two modes for handling faults:

• Latch (latch-upon-fault)

• Auto-Recovery (automatically attempts to restore

the Active power state after a fault occurs).

If the SMBus is actively utilized, Auto-Recovery Fault

Handling is the default error handler as determined by

the LATCHS bit (see Section 10.4.3 “Switch

Configuration Register”). Otherwise, the fault

handling mechanism used depends on the state of the

LATCH pin. Faults include overcurrent, overvoltage (on

VS), undervoltage (on VBUS), back-voltage (VBUS to

VS, or VBUS to VDD), discharge error, and maximum

allowable internal die temperature (TTSD) exceeded

(see Section 5.1.5 “Error State Operation”).

7.5.1

AUTO-RECOVERY FAULT

HANDLING

When the LATCH control is low, Auto-Recovery Fault

Handling is used. When an error condition is detected,

the UCS1002-3 immediately enters the Error state

and assert the ALERT# pin (see Section 5.1.5 “Error

State Operation”). Independently from the host

controller, the UCS1002-3 waits for a preset time

(tCYCLE), checks error conditions (tTST) and restores

Active operation if the error condition(s) no longer

exist. If all other conditions that may cause the

ALERT# pin to be asserted are removed, the ALERT#

pin is released.

FIGURE 7-3:

Error Recovery Timing (Short Circuit Example).

7.5.2

LATCHED FAULT HANDLING

When the LATCH control is high, Latch Fault Handling

is used. When an error condition is detected, the

UCS1002-3 enters the Error power state and assert the

ALERT# pin. Upon command from the host controller

(by toggling the PWR_EN control from enabled to

disabled or by clearing the ERR bit via SMBus), the

UCS1002-3 checks error conditions once and restore

Active operation if error conditions no longer exist. If an

error condition still exists, the host controller is required

to issue the command again to check error conditions.

tRST

VBUS

IBUS

SHORT

applied.

ITST

tDISCHARG

ITST

VTEST

Short Detected. VBUS

discharged. Enter

Error state.

Check short

condition. Short

still present.

Return to Error

State.

Wait tCYCLE.

Check short

condition. Short

removed.

Return to

normal

operation.

tCYCLE

tRST

UCS1002-3 Datasheet(PDF) 38 Page - Microchip Technology

UCS1002-3 Datasheet(HTML) 38 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL